{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T12:53:25Z","timestamp":1725713605367},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/apccas47518.2019.8953170","type":"proceedings-article","created":{"date-parts":[[2020,1,10]],"date-time":"2020-01-10T01:40:02Z","timestamp":1578620402000},"page":"21-24","source":"Crossref","is-referenced-by-count":1,"title":["A 8-b 1GS\/s 2b\/cycle SAR ADC in 28-nm CMOS"],"prefix":"10.1109","author":[{"given":"Song","family":"Ma","sequence":"first","affiliation":[]},{"given":"Liyuan","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Jian","family":"Liu","sequence":"additional","affiliation":[]},{"given":"Nanjian","family":"Wu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","first-page":"188","article-title":"A 0.024 mm2 8b 400MS\/s SAR ADC with 2b\/Cycle and Resistive DAC in 65nm CMOS","author":"wei","year":"0","journal-title":"2011 IEEE International Solid-State Circuits Conference IEEE"},{"key":"ref3","first-page":"278c","article-title":"A 0.014 mm2 10-bit 2GS\/s Time-Interleaved SAR ADC with Low-Complexity Background Timing Skew Calibration","author":"luo","year":"0","journal-title":"2017 Symposium on VLSI Circuits"},{"key":"ref10","first-page":"97","article-title":"A >3GHz ERBW 1.1GS\/S 8b Two-Step SAR ADC with Recursive-Weight DAC","author":"chen","year":"0","journal-title":"2018 IEEE Symposium on VLSI Circuits IEEE"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2017.7993700"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2014.2364833"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2019.8702482"},{"key":"ref7","first-page":"1","article-title":"A 7b 2.6 mW 900MS\/s Nonbinary 2-then-3b\/cycle SAR ADC with Background Offset Calibration","author":"li","year":"0","journal-title":"2019 IEEE Custom Integrated Circuits Conference (CICC) IEEE"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2886327"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373420"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2017.2785349"}],"event":{"name":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2019,11,11]]},"location":"Bangkok, Thailand","end":{"date-parts":[[2019,11,14]]}},"container-title":["2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8944232\/8953069\/08953170.pdf?arnumber=8953170","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:49:23Z","timestamp":1658094563000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8953170\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apccas47518.2019.8953170","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}