{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T12:52:32Z","timestamp":1771073552936,"version":"3.50.1"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/apccas47518.2019.8953183","type":"proceedings-article","created":{"date-parts":[[2020,1,10]],"date-time":"2020-01-10T01:40:02Z","timestamp":1578620402000},"page":"417-422","source":"Crossref","is-referenced-by-count":7,"title":["On the Implementation of a Rotated Chaotic Lorenz System on FPGA"],"prefix":"10.1109","author":[{"given":"Hammam","family":"Orabi","sequence":"first","affiliation":[]},{"given":"Mohammed","family":"Elnawawy","sequence":"additional","affiliation":[]},{"given":"Assim","family":"Sagahyroon","sequence":"additional","affiliation":[]},{"given":"Fadi","family":"Aloul","sequence":"additional","affiliation":[]},{"given":"Ahmed S.","family":"Elwakil","sequence":"additional","affiliation":[]},{"given":"Ahmed G.","family":"Radwan","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"HDL Coder","year":"0","journal-title":"MATLAB & Simulink"},{"key":"ref11","author":"sarge","year":"2018","journal-title":"Evaluating Simulink HDL coder as a framework for flexible and modular hardware description"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-019-01096-z"},{"key":"ref13","author":"frank","year":"2010","journal-title":"Digital Design with RTL Design Verilog and VHDL"},{"key":"ref14","year":"2019"},{"key":"ref15","volume":"1","year":"0","journal-title":"Cyclone II Device Handbook"},{"key":"ref16","year":"0"},{"key":"ref17","year":"0"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2016.2572730"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2850746"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-662-05183-2_9"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-20542-2"},{"key":"ref8","first-page":"467","author":"sadoudi","year":"2009","journal-title":"An FPGA Real-time Implementation of the Chen's Chaotic System for Securing Chaotic Communications"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/j.aeue.2017.05.005"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2910859"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TASC.2018.2798634"},{"key":"ref9","first-page":"449","article-title":"Designing of chaotic system output sequence circuit based on FPGA and its applications in network encryption card","volume":"3","author":"ding","year":"2007","journal-title":"International Journal of Innovative Computing Information and Control"}],"event":{"name":"2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","location":"Bangkok, Thailand","start":{"date-parts":[[2019,11,11]]},"end":{"date-parts":[[2019,11,14]]}},"container-title":["2019 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8944232\/8953069\/08953183.pdf?arnumber=8953183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T21:49:23Z","timestamp":1658094563000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8953183\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/apccas47518.2019.8953183","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}