{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,1]],"date-time":"2024-09-01T05:04:41Z","timestamp":1725167081064},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T00:00:00Z","timestamp":1637539200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T00:00:00Z","timestamp":1637539200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,22]]},"DOI":"10.1109\/apccas51387.2021.9687695","type":"proceedings-article","created":{"date-parts":[[2022,2,2]],"date-time":"2022-02-02T22:03:05Z","timestamp":1643839385000},"source":"Crossref","is-referenced-by-count":4,"title":["A 20 GHz 8-bit All-N-Transistor Logic CLA Using 16-nm FinFET Technology"],"prefix":"10.1109","author":[{"given":"Tzung-Je","family":"Lee","sequence":"first","affiliation":[{"name":"National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan,80424"}]},{"given":"Wen-Shou","family":"Yang","sequence":"additional","affiliation":[{"name":"National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan,80424"}]},{"given":"Chua-Chin","family":"Wang","sequence":"additional","affiliation":[{"name":"National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan,80424"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2009.5117767"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCTCT.2018.8551171"},{"key":"ref12","first-page":"226","article-title":"An sfficient CMOS dynamic logic-based full adder","author":"akhter","year":"0","journal-title":"Proc 2020 6th International Conference on Signal Processing and Communication (ICSC)"},{"key":"ref13","author":"baker","year":"2013","journal-title":"CMOS - Circuit Design Layout and Simulation"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-91896-9"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/SOI.2007.4357841"},{"key":"ref4","first-page":"1","article-title":"A power efficient 500 MHz adder","author":"al-akel","year":"0","journal-title":"Proc 2019 Southeast Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2820999"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2020.3049087"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISOCC.2013.6863980"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/RTEICT46194.2019.9016866"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCO.2013.6481159"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2014.2357057"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCO.2015.7282289"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.488002"}],"event":{"name":"2021 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","location":"Penang, Malaysia","start":{"date-parts":[[2021,11,22]]},"end":{"date-parts":[[2021,11,26]]}},"container-title":["2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9687621\/9687623\/09687695.pdf?arnumber=9687695","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,20]],"date-time":"2022-06-20T21:37:43Z","timestamp":1655761063000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9687695\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,22]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/apccas51387.2021.9687695","relation":{},"subject":[],"published":{"date-parts":[[2021,11,22]]}}}