{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T05:56:21Z","timestamp":1761630981344,"version":"3.37.3"},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T00:00:00Z","timestamp":1637539200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T00:00:00Z","timestamp":1637539200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100004663","name":"Ministry of Science and Technology (MOST), Taiwan","doi-asserted-by":"publisher","award":["MOST 110-2218-E-110-008-"],"award-info":[{"award-number":["MOST 110-2218-E-110-008-"]}],"id":[{"id":"10.13039\/501100004663","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,22]]},"DOI":"10.1109\/apccas51387.2021.9687736","type":"proceedings-article","created":{"date-parts":[[2022,2,2]],"date-time":"2022-02-02T22:03:05Z","timestamp":1643839385000},"page":"153-156","source":"Crossref","is-referenced-by-count":6,"title":["A 2.5-GHz 2\u00d7VDD 16-nm FinFET Digital Output Buffer with Slew Rate and Duty Cycle Self-Adjustment"],"prefix":"10.1109","author":[{"given":"Tzung-Je","family":"Lee","sequence":"first","affiliation":[{"name":"National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan,80424"}]},{"given":"Wen-Jian","family":"Su","sequence":"additional","affiliation":[{"name":"National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan,80424"}]},{"given":"Lean Karlo S.","family":"Tolentino","sequence":"additional","affiliation":[{"name":"National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan,80424"}]},{"given":"Chua-Chin","family":"Wang","sequence":"additional","affiliation":[{"name":"National Sun Yat-Sen University,Department of Electrical Engineering,Kaohsiung,Taiwan,80424"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2013.2244351"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/95.558546"},{"key":"ref10","first-page":"1","article-title":"A method of leakage reduction and slew-rate adjustment in 2xVDD output buffer for 28 nm CMOS technology and above","author":"tsai","year":"2016","journal-title":"Proc 2016 International Conference on IC Design and Technology (ICICDT)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2967868"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ESSCIRC.2013.6649066"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISNE.2019.8896437"},{"key":"ref8","first-page":"1","article-title":"A $0.35\\mu \\mathrm{m}$ CMOS 200kHz-2GHz fully-analogue closed-loop circuit for continuous-time clock duty-cycle correction in integrated digital systems","author":"de marcellis","year":"2018","journal-title":"Proc 2018 IEEE International Symposium on Circuits and Systems (ISCAS)"},{"key":"ref7","first-page":"1","article-title":"32% slew rate and 27% data rate improved 2xVDD output buffer using PVTL compensation","author":"lee","year":"2014","journal-title":"Proc 2014 IEEE International Conference on IC Design & Technology"},{"journal-title":"DDR4 Data Buffer Definition (DDR4DB02)","year":"2019","key":"ref2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2016.2599538"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2016.7527311"}],"event":{"name":"2021 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2021,11,22]]},"location":"Penang, Malaysia","end":{"date-parts":[[2021,11,26]]}},"container-title":["2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9687621\/9687623\/09687736.pdf?arnumber=9687736","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T20:31:36Z","timestamp":1654547496000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9687736\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,22]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/apccas51387.2021.9687736","relation":{},"subject":[],"published":{"date-parts":[[2021,11,22]]}}}