{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,4]],"date-time":"2026-04-04T18:11:34Z","timestamp":1775326294635,"version":"3.50.1"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T00:00:00Z","timestamp":1637539200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T00:00:00Z","timestamp":1637539200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,22]]},"DOI":"10.1109\/apccas51387.2021.9687738","type":"proceedings-article","created":{"date-parts":[[2022,2,2]],"date-time":"2022-02-02T22:03:05Z","timestamp":1643839385000},"page":"93-96","source":"Crossref","is-referenced-by-count":4,"title":["Novel Gate Tracking and N-well Control Circuit for $2\\times \\text{VDD}$ Tolerant I\/O Buffer"],"prefix":"10.1109","author":[{"given":"Dharmaray","family":"Nedalgi","sequence":"first","affiliation":[{"name":"Intel Technology India Pvt Ltd,Bengaluru,India"}]},{"given":"Saroja V.","family":"Siddamal","sequence":"additional","affiliation":[{"name":"KLE Technological University,Department of Electronics and Communication,Hubli,India"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881546"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2006.882816"},{"key":"ref10","first-page":"279","article-title":"40-nm $2\\times \\text{vdd}$ Digital Output Buffer Design With DDR4-Compliant Slew Rate","author":"wang","year":"2018","journal-title":"Asia Pacific Conference on Circuits and Systems (APCCAS)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2012.2215744"},{"key":"ref5","first-page":"577","article-title":"Design on mixed-voltage-tolerant I\/O interface with novel tracking circuits in a $0.13- \\mu \\mathrm{m}$ CMOS technology","volume":"2","author":"chuang","year":"2004","journal-title":"IEEE International Symposium on Circuits and Systems"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3012150"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICICDT.2015.7165914"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.799855"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.910493"},{"key":"ref9","first-page":"539","article-title":"Design of $2\\times \\text{VDD}$-tolerant I\/O buffer with 1 x VDD CMOS devices","author":"ker","year":"2009","journal-title":"IEEE Custom Integrated Circuits Conference"}],"event":{"name":"2021 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","location":"Penang, Malaysia","start":{"date-parts":[[2021,11,22]]},"end":{"date-parts":[[2021,11,26]]}},"container-title":["2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9687621\/9687623\/09687738.pdf?arnumber=9687738","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,12,7]],"date-time":"2022-12-07T01:12:54Z","timestamp":1670375574000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9687738\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,22]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apccas51387.2021.9687738","relation":{},"subject":[],"published":{"date-parts":[[2021,11,22]]}}}