{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,6]],"date-time":"2024-09-06T00:11:15Z","timestamp":1725581475399},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T00:00:00Z","timestamp":1637539200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2021,11,22]],"date-time":"2021-11-22T00:00:00Z","timestamp":1637539200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2021,11,22]]},"DOI":"10.1109\/apccas51387.2021.9687809","type":"proceedings-article","created":{"date-parts":[[2022,2,2]],"date-time":"2022-02-02T22:03:05Z","timestamp":1643839385000},"page":"97-100","source":"Crossref","is-referenced-by-count":0,"title":["$2 \\times \\text{VDD}$ Tolerant I\/O with Considerations of Hot-Carrier Degradation and Gate-Oxide Reliability"],"prefix":"10.1109","author":[{"given":"Dharmaray","family":"Nedalgi","sequence":"first","affiliation":[{"name":"Intel Technology India Pvt Ltd,Bengaluru,India"}]},{"given":"Saroja V.","family":"Siddamal","sequence":"additional","affiliation":[{"name":"KLE Technological University,Department of Electronics and Communication,Hubli,India"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/PRIMEASIA.2017.8280356"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCT.2017.8359935"},{"key":"ref10","first-page":"1240","article-title":"Design of $2 \\times \\text{VDD}$-Tolerant I\/O Buffer with Considerations of Gate-Oxide Reliability and Hot-Carrier Degradation","author":"tsai","year":"2007","journal-title":"EEE International Conference on Electronics Circuits and Systems"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.3012150"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2018.2837110"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2020.2967868"},{"key":"ref7","first-page":"279","article-title":"40-nm $2 \\times \\text{VDD}$ Digital Output Buffer Design With DDR4-Compliant Slew Rate","author":"wang","year":"2018","journal-title":"Asia Pacific Conference on Circuits and Systems (APCCAS)"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.881546"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT.2007.373205"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4.910493"}],"event":{"name":"2021 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2021,11,22]]},"location":"Penang, Malaysia","end":{"date-parts":[[2021,11,26]]}},"container-title":["2021 IEEE Asia Pacific Conference on Circuit and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/9687621\/9687623\/09687809.pdf?arnumber=9687809","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,6,6]],"date-time":"2022-06-06T20:31:34Z","timestamp":1654547494000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9687809\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2021,11,22]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apccas51387.2021.9687809","relation":{},"subject":[],"published":{"date-parts":[[2021,11,22]]}}}