{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,10]],"date-time":"2025-05-10T02:50:51Z","timestamp":1746845451838,"version":"3.28.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T00:00:00Z","timestamp":1668124800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T00:00:00Z","timestamp":1668124800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,11,11]]},"DOI":"10.1109\/apccas55924.2022.10090277","type":"proceedings-article","created":{"date-parts":[[2023,4,11]],"date-time":"2023-04-11T17:25:39Z","timestamp":1681233939000},"page":"199-203","source":"Crossref","is-referenced-by-count":0,"title":["Analysis and Design of High-Speed and Low-Distortion Bootstrapped Switches"],"prefix":"10.1109","author":[{"given":"Jinge","family":"Ma","sequence":"first","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuanqi","family":"Hu","sequence":"additional","affiliation":[{"name":"School of Integrated Circuit Science and Engineering, Beihang University,Beijing,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1999.780611"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.760369"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2822823"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774977"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS51556.2021.9401785"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS.2010.5774976"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857465"},{"issue":"1","key":"ref8","first-page":"26","article-title":"A 10-Bit 5 MS\/s VCO-SAR ADC in 0.18- \u03bc m CMOS","volume":"66","author":"Xie","year":"2019","journal-title":"IEEE Transactions on Circuits and Systems II: Express Briefs"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.377926"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MSSC.2020.3036143"}],"event":{"name":"2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2022,11,11]]},"location":"Shenzhen, China","end":{"date-parts":[[2022,11,13]]}},"container-title":["2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10090225\/10090247\/10090277.pdf?arnumber=10090277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,14]],"date-time":"2024-03-14T07:23:02Z","timestamp":1710400982000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10090277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apccas55924.2022.10090277","relation":{},"subject":[],"published":{"date-parts":[[2022,11,11]]}}}