{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T17:04:42Z","timestamp":1725728682352},"reference-count":11,"publisher":"IEEE","license":[{"start":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T00:00:00Z","timestamp":1668124800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2022,11,11]],"date-time":"2022-11-11T00:00:00Z","timestamp":1668124800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2022,11,11]]},"DOI":"10.1109\/apccas55924.2022.10090314","type":"proceedings-article","created":{"date-parts":[[2023,4,11]],"date-time":"2023-04-11T17:25:39Z","timestamp":1681233939000},"page":"241-245","source":"Crossref","is-referenced-by-count":0,"title":["Optically Reconfigurable Gate Array VLSI That Can Support a Perfect Parallel Configuration"],"prefix":"10.1109","author":[{"given":"Sae","family":"Goto","sequence":"first","affiliation":[{"name":"Graduate School of Natural Science and Technology, Okayama University,Okayama,Japan,700-8530"}]},{"given":"Minoru","family":"Watanabe","sequence":"additional","affiliation":[{"name":"Graduate School of Natural Science and Technology, Okayama University,Okayama,Japan,700-8530"}]},{"given":"Nobuya","family":"Watanabe","sequence":"additional","affiliation":[{"name":"Graduate School of Natural Science and Technology, Okayama University,Okayama,Japan,700-8530"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ICAM.2017.8242164"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ESTEL.2012.6400164"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DASC.2013.55"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2021.3055210"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/RADECS.2011.6131320"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1364\/AO.396525"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JPHOT.2020.3038900"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1364\/OE.25.028136"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1364\/AO.57.008625"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1364\/OE.25.007807"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JLT.2015.2483622"}],"event":{"name":"2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2022,11,11]]},"location":"Shenzhen, China","end":{"date-parts":[[2022,11,13]]}},"container-title":["2022 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/10090225\/10090247\/10090314.pdf?arnumber=10090314","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,3]],"date-time":"2024-03-03T11:31:46Z","timestamp":1709465506000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10090314\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2022,11,11]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/apccas55924.2022.10090314","relation":{},"subject":[],"published":{"date-parts":[[2022,11,11]]}}}