{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T16:01:34Z","timestamp":1774454494294,"version":"3.50.1"},"reference-count":15,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T00:00:00Z","timestamp":1730937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T00:00:00Z","timestamp":1730937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100005610","name":"Fukuoka University","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100005610","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,7]]},"DOI":"10.1109\/apccas62602.2024.10808212","type":"proceedings-article","created":{"date-parts":[[2024,12,27]],"date-time":"2024-12-27T19:09:25Z","timestamp":1735326565000},"page":"697-701","source":"Crossref","is-referenced-by-count":1,"title":["Random Clock Gating for Side-channel Protection"],"prefix":"10.1109","author":[{"given":"Yui","family":"Koyanagi","sequence":"first","affiliation":[{"name":"Fukuoka University,Graduate School of Enginieering,Fukuoka City,Japan"}]},{"given":"Tomoaki","family":"Ukezono","sequence":"additional","affiliation":[{"name":"Fukuoka University,Dept. of EECS,Fukuoka City,Japan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-28632-5_2"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MP.2004.1289996"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_26"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/11545262_13"},{"key":"ref5","article-title":"Combinational Logic Design for AES SubByte Transformation on Masked Data","author":"Trichina","year":"2003","journal-title":"Cryptology ePrint Archive"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/11935308_38"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TENCON58879.2023.10322358"},{"key":"ref8","article-title":"The Technical Writer\u2019s Handbook","author":"Young","year":"1989"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/11767480_16"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-45861-1_33"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/indcon.2011.6139440"},{"issue":"14","key":"ref12","doi-asserted-by":"crossref","first-page":"1","DOI":"10.18637\/jss.v008.i14","article-title":"Xorshift RNGs","volume":"8","author":"Marsaglia","year":"2003","journal-title":"Journal of Statistical Software"},{"key":"ref13","volume-title":"Side-Channel Power Analysis of AES Core in ProjectVault","author":"Flynn","year":"2024"},{"key":"ref14","volume-title":"CryptographicCircuits with Logic Level Countermeasures against DPA","year":"2024"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-319-10175-0_17"}],"event":{"name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","location":"Taipei, Taiwan","start":{"date-parts":[[2024,11,7]]},"end":{"date-parts":[[2024,11,9]]}},"container-title":["2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10808178\/10808208\/10808212.pdf?arnumber=10808212","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T06:13:44Z","timestamp":1735366424000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10808212\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/apccas62602.2024.10808212","relation":{},"subject":[],"published":{"date-parts":[[2024,11,7]]}}}