{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T18:48:46Z","timestamp":1771613326031,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T00:00:00Z","timestamp":1730937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T00:00:00Z","timestamp":1730937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,7]]},"DOI":"10.1109\/apccas62602.2024.10808619","type":"proceedings-article","created":{"date-parts":[[2024,12,27]],"date-time":"2024-12-27T19:09:25Z","timestamp":1735326565000},"page":"64-68","source":"Crossref","is-referenced-by-count":1,"title":["Enumeration of Genaralized Parallel Counters for Multi-Input Adder Synthesis for FPGAs"],"prefix":"10.1109","author":[{"given":"Mugi","family":"Noda","sequence":"first","affiliation":[{"name":"Kwansei Gakuin University 1 Gakuin Uegahara,Graduate School of Science and Technology,Sanda,Hyogo,JAPAN,669-1330"}]},{"given":"Nagisa","family":"Ishiura","sequence":"additional","affiliation":[{"name":"Kwansei Gakuin University 1 Gakuin Uegahara,School of Engineering,Sanda,Hyogo,JAPAN,669-1330"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263830"},{"key":"ref2","first-page":"349","article-title":"Some Schemes for Parallel Multipliers","volume":"34","author":"Dadda","year":"1965","journal-title":"Alta Frequenza"},{"key":"ref3","first-page":"32","article-title":"Efficient FPGA Implementation of Binarized Neural Networks Based on Generalized Parallel Counter Tree","volume-title":"Proc. the Workshop on Synthesis And System Integration of Mixed Information Technologies (SASIMI 2024)","author":"Tanigawa"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676634"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2010.5419871"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/HiPC.2015.41"},{"key":"ref7","first-page":"1","article-title":"Efficient High Speed Compression Trees on Xilinx FPGAs","volume-title":"Proc. Methoden und Beschreibungssprachen zur Modellierung und Verifikation von Schaltungen und Systemen (MBMV 2014)","author":"Kumm"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2014.6927468"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2018.2795611"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2019.2941985"},{"key":"ref11","article-title":"Series FPGAs Configurable Logic Block User Guide (UG474)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.23919\/FPL.2017.8056834"}],"event":{"name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","location":"Taipei, Taiwan","start":{"date-parts":[[2024,11,7]]},"end":{"date-parts":[[2024,11,9]]}},"container-title":["2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10808178\/10808208\/10808619.pdf?arnumber=10808619","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T06:15:23Z","timestamp":1735366523000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10808619\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/apccas62602.2024.10808619","relation":{},"subject":[],"published":{"date-parts":[[2024,11,7]]}}}