{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T07:10:02Z","timestamp":1735369802649,"version":"3.32.0"},"reference-count":17,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T00:00:00Z","timestamp":1730937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T00:00:00Z","timestamp":1730937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,7]]},"DOI":"10.1109\/apccas62602.2024.10808784","type":"proceedings-article","created":{"date-parts":[[2024,12,27]],"date-time":"2024-12-27T19:09:25Z","timestamp":1735326565000},"page":"524-528","source":"Crossref","is-referenced-by-count":0,"title":["TG-in-DRAM: A Transmission Gate based Full Adder using Multi-row Activation for enhanced Throughput in CIM Architectures"],"prefix":"10.1109","author":[{"given":"Sambhav","family":"Sharma","sequence":"first","affiliation":[{"name":"Indian Institute of Technology, Roorkee,Department of EE,Roorkee"}]},{"given":"Garima","family":"Choudhary","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Roorkee,Department of EE,Roorkee"}]},{"given":"Neha","family":"Gupta","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Roorkee,Department of ECE,Roorkee"}]},{"given":"Sunil","family":"Rathore","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Roorkee,Department of ECE,Roorkee"}]},{"given":"Anand","family":"Bulusu","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Roorkee,Department of ECE,Roorkee"}]},{"given":"Sudeb","family":"Dasgupta","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology, Roorkee,Department of ECE,Roorkee"}]}],"member":"263","reference":[{"volume-title":"The Computer and the Brain.","author":"von Neumann","key":"ref1","doi-asserted-by":"crossref","DOI":"10.12987\/9780300188080"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1970.5008902"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/2.375174"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2018.2848999"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/isca.2018.00040"},{"key":"ref7","article-title":"Xcel-RAM: Accelerating binary neural networks in high-throughput SRAM compute arrays","author":"Agrawal","year":"2018","journal-title":"arXiv:1807.00343."},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.2018.8510687"},{"key":"ref9","article-title":"8T SRAM cell as a multi-bit dot product engine for beyond von-Neumann computing","author":"Jaiswal","year":"2018","journal-title":"arXiv:1802.08601."},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310397"},{"key":"ref11","article-title":"Eva-CiM: A system-level energy evaluation framework for computing-in-memory architectures","author":"Gao","year":"2019","journal-title":"arXiv:1901.09348."},{"key":"ref12","first-page":"185","article-title":"RowClone: Fast and energy-efficient in-DRAM bulk data copy and initialization","volume-title":"Proc. 46th Annu. IEEE\/ACM Int. Symp. Microarchitecture (MICRO)","author":"Seshadri"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3124544"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/3123939.3123977"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2018.8465866"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/tcsi.2019.2945617"},{"volume-title":"DRAM Power Model.","year":"2016","key":"ref17"}],"event":{"name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2024,11,7]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2024,11,9]]}},"container-title":["2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10808178\/10808208\/10808784.pdf?arnumber=10808784","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T06:28:06Z","timestamp":1735367286000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10808784\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/apccas62602.2024.10808784","relation":{},"subject":[],"published":{"date-parts":[[2024,11,7]]}}}