{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,6,26]],"date-time":"2025-06-26T04:53:29Z","timestamp":1750913609294,"version":"3.32.0"},"reference-count":26,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T00:00:00Z","timestamp":1730937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T00:00:00Z","timestamp":1730937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100020950","name":"National Science and Technology Council","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100020950","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,7]]},"DOI":"10.1109\/apccas62602.2024.10808823","type":"proceedings-article","created":{"date-parts":[[2024,12,27]],"date-time":"2024-12-27T19:09:25Z","timestamp":1735326565000},"page":"149-153","source":"Crossref","is-referenced-by-count":1,"title":["Interactive Analog IC Layout Tool with Real-time Parasitic-aware Automatic Routing Assistance"],"prefix":"10.1109","author":[{"given":"Yu-Tzu","family":"Chen","sequence":"first","affiliation":[{"name":"Chang Gung University,Dept. of Computer Science & Information Engineering,Taiwan"}]},{"given":"Chin-Fu","family":"Nien","sequence":"additional","affiliation":[{"name":"National Yang Ming Chiao Tung University,Dept. of Electronics and Electrical Engineering,Taiwan"}]},{"given":"Chin","family":"Hsia","sequence":"additional","affiliation":[{"name":"Chang Gung University,Dept. of Mechanical Engineering,Taiwan"}]},{"given":"Chung-Yi","family":"Li","sequence":"additional","affiliation":[{"name":"Chang Gung University,Dept. of Electronics Engineering,Taiwan"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ACCESS.2023.3265481"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.7873\/DATE.2014.023"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCCAS.2006.285173"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2018.8351507"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2011.5763078"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.819429"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1987.1086084"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/74382.74529"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD45719.2019.8942060"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.357994"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2013.6691100"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.238611"},{"key":"ref13","first-page":"1","article-title":"ALIGN-opensource analog layout automation from the ground up","volume-title":"2019 56th ACM\/IEEE Design Automation Conference (DAC)","author":"Kunal"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICSICT55466.2022.9963217"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2022.3190234"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.1992.270308"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1201\/9781420013481"},{"author":"S","key":"ref18","article-title":"Algorithms in a Nutshell"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1038\/nature13570"},{"volume-title":"CMOS VLSI Design","year":"2010","author":"Weste","key":"ref20"},{"article-title":"Lumped Elements for RF and Microwave Circuits","year":"2003","author":"Bahl","key":"ref21"},{"article-title":"Using The Electric VLSI Design System","year":"2009","author":"Rubin","key":"ref22"},{"volume-title":"Computer Aids For VLSI Design","year":"1987","author":"Rubin","key":"ref23"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.974135"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2018.8297370"},{"article-title":"Engr 337 labs-layout an Op Amp","volume-title":"Analog Electronics (Laboratory)","author":"Li","key":"ref26"}],"event":{"name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2024,11,7]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2024,11,9]]}},"container-title":["2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10808178\/10808208\/10808823.pdf?arnumber=10808823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T06:27:55Z","timestamp":1735367275000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10808823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,7]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/apccas62602.2024.10808823","relation":{},"subject":[],"published":{"date-parts":[[2024,11,7]]}}}