{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,12,29]],"date-time":"2024-12-29T05:05:15Z","timestamp":1735448715460,"version":"3.32.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T00:00:00Z","timestamp":1730937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2024,11,7]],"date-time":"2024-11-07T00:00:00Z","timestamp":1730937600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2024,11,7]]},"DOI":"10.1109\/apccas62602.2024.10808879","type":"proceedings-article","created":{"date-parts":[[2024,12,27]],"date-time":"2024-12-27T19:09:25Z","timestamp":1735326565000},"page":"236-240","source":"Crossref","is-referenced-by-count":0,"title":["Standard Cells with Inverted Inputs in 7nm Technology"],"prefix":"10.1109","author":[{"given":"Tung-Chun","family":"Wu","sequence":"first","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}]},{"given":"Rung-Bin","family":"Lin","sequence":"additional","affiliation":[{"name":"Yuan Ze University,Computer Science and Engineering,Taoyuan,Taiwan"}]}],"member":"263","reference":[{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/j.mejo.2016.04.006"},{"volume":"1","first-page":"5","volume-title":"PDK Release","key":"ref3"},{"key":"ref4","article-title":"Omitted for blind review"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/MDAT.2016.2630270"},{"volume-title":"ORSoC Graphics Accelerator","key":"ref7"},{"journal-title":"128, 192, 256 Bit)","key":"ref9"},{"volume-title":"Double precision floating point core","key":"ref10"},{"volume-title":"Floating point unit","key":"ref11"},{"volume-title":"Wire-frame 3D graphics accelerator IP core","key":"ref16"},{"volume-title":"TSMC 90nm CLN90G-OD Process 1.2-Volt SAGE-XTM v3.0 Standard Cell Library Databook","key":"ref17"}],"event":{"name":"2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","start":{"date-parts":[[2024,11,7]]},"location":"Taipei, Taiwan","end":{"date-parts":[[2024,11,9]]}},"container-title":["2024 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/10808178\/10808208\/10808879.pdf?arnumber=10808879","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,28]],"date-time":"2024-12-28T06:16:08Z","timestamp":1735366568000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/10808879\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2024,11,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apccas62602.2024.10808879","relation":{},"subject":[],"published":{"date-parts":[[2024,11,7]]}}}