{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T07:18:56Z","timestamp":1771571936484,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Ministry of Electronics and Information Technology","doi-asserted-by":"publisher","id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,12]]},"DOI":"10.1109\/apccas67402.2025.11376799","type":"proceedings-article","created":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T20:54:40Z","timestamp":1771534480000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["Design Considerations for a Third Order Passive Loop Filter in a PLL"],"prefix":"10.1109","author":[{"given":"Asif","family":"Rahman","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Kanpur,Department of Electrical Engineering,Kanpur,India,208016"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Chithra","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Kanpur,Department of Electrical Engineering,Kanpur,India,208016"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCOM.1980.1094619"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1017\/9781108626200"},{"key":"ref3","volume-title":"Dean Banerjee","year":"2017"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2018.8310342"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2013.2282620"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3456672"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3466092"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454333"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3331519"},{"key":"ref10","article-title":"PLL loop filter design and fine tuning. techreport","journal-title":"Renesas Electronics, December 2024. Application Note: R31AN0034EU0101 Rev.1.01"},{"key":"ref11","article-title":"An analysis and performance evaluation of a passive filter design technique for charge pump phase-locked loops","author":"Keese","journal-title":"Technical report, National Semiconductor"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2009.2030092"}],"event":{"name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","location":"Busan, Korea, Republic of","start":{"date-parts":[[2025,10,12]]},"end":{"date-parts":[[2025,10,15]]}},"container-title":["2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11373921\/11376610\/11376799.pdf?arnumber=11376799","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T06:58:52Z","timestamp":1771570732000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11376799\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,12]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/apccas67402.2025.11376799","relation":{},"subject":[],"published":{"date-parts":[[2025,10,12]]}}}