{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,28]],"date-time":"2026-04-28T13:37:25Z","timestamp":1777383445591,"version":"3.51.4"},"reference-count":32,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"funder":[{"DOI":"10.13039\/501100008628","name":"Ministry of Electronics and Information Technology","doi-asserted-by":"publisher","award":["EE-9\/2\/21 - R&D-E"],"award-info":[{"award-number":["EE-9\/2\/21 - R&D-E"]}],"id":[{"id":"10.13039\/501100008628","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100020569","name":"Hong Kong Metropolitan University","doi-asserted-by":"publisher","award":["Grant RD\/2023\/2.3"],"award-info":[{"award-number":["Grant RD\/2023\/2.3"]}],"id":[{"id":"10.13039\/100020569","id-type":"DOI","asserted-by":"publisher"}]},{"DOI":"10.13039\/100020595","name":"National Science and Technology Council","doi-asserted-by":"publisher","award":["NSTC 114-2221-E-468-015"],"award-info":[{"award-number":["NSTC 114-2221-E-468-015"]}],"id":[{"id":"10.13039\/100020595","id-type":"DOI","asserted-by":"publisher"}]}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,12]]},"DOI":"10.1109\/apccas67402.2025.11377073","type":"proceedings-article","created":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T20:54:40Z","timestamp":1771534480000},"page":"1-5","source":"Crossref","is-referenced-by-count":1,"title":["A NOR8T SRAM Digital Compute-in-Memory Macro for Sparse and Scalable Edge-AI Processing"],"prefix":"10.1109","author":[{"given":"Pratham","family":"Sharma","sequence":"first","affiliation":[{"name":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mukul","family":"Lokhande","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Akash","family":"Sankhe","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kwok Tai","family":"Chui","sequence":"additional","affiliation":[{"name":"Hong Kong Metropolitan University,Department of Electronic Engineering and Computer Science,Hong Kong"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Brij Bhooshan","family":"Gupta","sequence":"additional","affiliation":[{"name":"Asia University,Department of Computer Science and Information Engineering,Taiwan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Santosh Kumar","family":"Vishvakarma","sequence":"additional","affiliation":[{"name":"Indian Institute of Technology Indore,Department of Electrical Engineering,Indore,India"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3333851"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-023-01053-4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1038\/s41928-024-01315-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2023.3293026"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/3596220"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS56072.2025.11043622"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2025.3547853"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/isqed65160.2025.11014431"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2025.3553069"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2024.3433417"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/JETCAS.2022.3168571"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/s00034-023-02481-5"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2024.3350664"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2012.2231020"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42613.2021.9365766"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC42614.2022.9731754"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2023.3269946"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/s10470-023-02181-9"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.23919\/DATE64628.2025.10992830"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC49657.2024.10454507"},{"key":"ref21","first-page":"1","article-title":"An 8T SRAM Based Digital Compute-In-Memory Macro For Multiply-And-Accumulate Acceleration","author":"Wang","year":"2023","journal-title":"ISCAS"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VDAT63601.2024.10705729"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2018.2822278"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2023.3313519"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2018.2880918"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2022.3232648"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3240897"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/TNANO.2023.3297325"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2023.3268275"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2023.3304752"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2012.2217962"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2022.3210252"}],"event":{"name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","location":"Busan, Korea, Republic of","start":{"date-parts":[[2025,10,12]]},"end":{"date-parts":[[2025,10,15]]}},"container-title":["2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11373921\/11376610\/11377073.pdf?arnumber=11377073","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,2,20]],"date-time":"2026-02-20T06:56:38Z","timestamp":1771570598000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11377073\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,12]]},"references-count":32,"URL":"https:\/\/doi.org\/10.1109\/apccas67402.2025.11377073","relation":{},"subject":[],"published":{"date-parts":[[2025,10,12]]}}}