{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T20:46:53Z","timestamp":1775854013196,"version":"3.50.1"},"reference-count":20,"publisher":"IEEE","license":[{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2025,10,12]],"date-time":"2025-10-12T00:00:00Z","timestamp":1760227200000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2025,10,12]]},"DOI":"10.1109\/apccas67402.2025.11377100","type":"proceedings-article","created":{"date-parts":[[2026,2,19]],"date-time":"2026-02-19T20:54:40Z","timestamp":1771534480000},"page":"1-5","source":"Crossref","is-referenced-by-count":0,"title":["FCP-LLM: Functional Coverpoint Plan Generation Using LLM in Early Design Verification Stage"],"prefix":"10.1109","author":[{"given":"Zhuofan","family":"Lin","sequence":"first","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Zixian","family":"Guo","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chao","family":"Wang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ruixin","family":"Zheng","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuxin","family":"Ji","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yang Wei","family":"Lim","sequence":"additional","affiliation":[{"name":"University Putra Malaysia,Department of Computer and Communication Systems Engineering,Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yuhang","family":"Zhang","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Fakhrul Zaman","family":"Rokhani","sequence":"additional","affiliation":[{"name":"University Putra Malaysia,Department of Computer and Communication Systems Engineering,Malaysia"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yongfu","family":"Li","sequence":"additional","affiliation":[{"name":"Shanghai Jiao Tong University,Department of Micro-Nano Electronics,China"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-021-05929-1"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4614-0715-7"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/INOCON50539.2020.9298222"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/3510578"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/EUROCON.2015.7313667"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICICSE.2010.13"},{"key":"ref7","article-title":"ChipNeMo: Domain-Adapted LLMs for Chip Design","author":"Liu","year":"2024","journal-title":"arXiv"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691788"},{"key":"ref9","article-title":"SpecLLM: Exploring Generation and Review of VLSI Design Specification with Large Language Model","author":"Li","year":"2024","journal-title":"arXiv"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD57390.2023.10323812"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/3649329.3657353"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/LAD62341.2024.10691801"},{"key":"ref13","article-title":"AssertLLM: Generating and Evaluating Hardware Verification Assertions from Design Specifications via Multi-LLMs","author":"Fang","year":"2024","journal-title":"arXiv"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TIFS.2024.3372809"},{"key":"ref15","article-title":"LLM4DV: Using Large Language Models for Hardware Test Stimuli Generation","author":"Zhang","year":"2023","journal-title":"arXiv"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/APCCAS62602.2024.10808537"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/3571730"},{"key":"ref18","article-title":"Adaptive Chameleon or Stubborn Sloth: Revealing the Behavior of Large Language Models in Knowledge Conflicts","author":"Xie","year":"2024","journal-title":"arXiv"},{"key":"ref19","article-title":"GPT-4 Technical Report","author":"OpenAI","year":"2024","journal-title":"arXiv"},{"key":"ref20","volume-title":"ISCAS_hlm"}],"event":{"name":"2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)","location":"Busan, Korea, Republic of","start":{"date-parts":[[2025,10,12]]},"end":{"date-parts":[[2025,10,15]]}},"container-title":["2025 IEEE Asia Pacific Conference on Circuits and Systems (APCCAS)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx8\/11373921\/11376610\/11377100.pdf?arnumber=11377100","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,4,10]],"date-time":"2026-04-10T19:55:54Z","timestamp":1775850954000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/11377100\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2025,10,12]]},"references-count":20,"URL":"https:\/\/doi.org\/10.1109\/apccas67402.2025.11377100","relation":{},"subject":[],"published":{"date-parts":[[2025,10,12]]}}}