{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T19:59:07Z","timestamp":1725393547931},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1109\/apcsac.2008.4625434","type":"proceedings-article","created":{"date-parts":[[2008,9,18]],"date-time":"2008-09-18T18:03:25Z","timestamp":1221761005000},"page":"1-8","source":"Crossref","is-referenced-by-count":1,"title":["Designs of the basic block reassembling Instruction Stream Buffer for X86 ISA"],"prefix":"10.1109","author":[{"family":"Jih-Ching Chiu","sequence":"first","affiliation":[]},{"family":"Yu-Liang Chou","sequence":"additional","affiliation":[]},{"family":"Ta-Li Yeh","sequence":"additional","affiliation":[]},{"family":"Tseng-Kuei Lin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/71.689444"},{"key":"2","first-page":"31","article-title":"a proposed fetch rule model for fetching multiple x86 instructions","author":"chiu","year":"1998","journal-title":"Proc International Conference on Computer Systems Technology for Industrial Applications"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/4.509850"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/12.752661"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20010456"},{"key":"5","article-title":"design of instruction stream buffer with trace support for x86 processors","author":"chiu","year":"2000","journal-title":"Proc IEEE Int'l Conf Computer Design"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566447"},{"journal-title":"Technical Document","article-title":"software optimization guide for amd athlon 64 and amd opteron","year":"2004","key":"9"},{"key":"8","article-title":"combining branch predictors","author":"mcfarlin","year":"1993","journal-title":"WRL Technical Report"}],"event":{"name":"2008 13th Asia-Pacific Computer Systems Architecture Conference (ACSAC)","start":{"date-parts":[[2008,8,4]]},"location":"Hsinchu","end":{"date-parts":[[2008,8,6]]}},"container-title":["2008 13th Asia-Pacific Computer Systems Architecture Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4610266\/4625425\/04625434.pdf?arnumber=4625434","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,17]],"date-time":"2017-03-17T16:22:56Z","timestamp":1489767776000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4625434\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,8]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apcsac.2008.4625434","relation":{},"subject":[],"published":{"date-parts":[[2008,8]]}}}