{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,8,29]],"date-time":"2025-08-29T00:06:32Z","timestamp":1756425992800,"version":"3.44.0"},"reference-count":21,"publisher":"IEEE","license":[{"start":{"date-parts":[[2008,8,1]],"date-time":"2008-08-01T00:00:00Z","timestamp":1217548800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,8,1]],"date-time":"2008-08-01T00:00:00Z","timestamp":1217548800000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,8]]},"DOI":"10.1109\/apcsac.2008.4625468","type":"proceedings-article","created":{"date-parts":[[2008,9,18]],"date-time":"2008-09-18T14:03:25Z","timestamp":1221746605000},"page":"1-8","source":"Crossref","is-referenced-by-count":0,"title":["A wire delay scalable stream processor architecture"],"prefix":"10.1109","author":[{"family":"Guang Xu","sequence":"first","affiliation":[{"name":"Department of Computer Science and Technology, University of Science and Technology of china, Hefei 230026, China"}]},{"family":"Hong An","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, University of Science and Technology of china, Hefei 230026, China"}]},{"family":"Ming Cong","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, University of Science and Technology of china, Hefei 230026, China"}]},{"family":"Fang Wang","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, University of Science and Technology of china, Hefei 230026, China"}]},{"family":"Yongqing Ren","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Technology, University of Science and Technology of china, Hefei 230026, China"}]}],"member":"263","reference":[{"key":"19","article-title":"instruction scheduling for emerging communication-exposed architectures","author":"nagarajan","year":"2003","journal-title":"PLDI"},{"key":"17","first-page":"185","article-title":"james h. burrill: compiling for edge architectures","author":"smith","year":"0","journal-title":"CGO 2006"},{"key":"18","article-title":"multiple-dimension scalable adaptive stream architecture","author":"mei","year":"0","journal-title":"Asia-Pacific Computer Systems Architecture Conference 2004"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2004.1342560"},{"year":"0","key":"16"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2001.991104"},{"key":"14","article-title":"exploiting ilp, dlp, and tlp using polymorphism in the trips processor","author":"burger","year":"2003","journal-title":"Proceedings of the International Symposium on Computer Architecture (ISCA)"},{"key":"11","first-page":"248","article-title":"Clock rate versus IPC: the end of the road for conventional microarchitectures","author":"agarwal","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/MC.2004.65"},{"key":"21","first-page":"161","article-title":"Smart Memories: a modular reconfigurable architecture","author":"mai","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379005"},{"key":"20","doi-asserted-by":"crossref","DOI":"10.1145\/1028176.1006733","article-title":"evaluation of the raw microprocessor: an exposed-wire-delay architecture for ilp and streams","author":"taylor","year":"2004","journal-title":"Proc Int'l Symp Computer Architecture"},{"key":"2","first-page":"101","article-title":"stream scheduling","author":"kapasi","year":"2001","journal-title":"Proceedings of the 3rd Workshop on Media and Streaming Processors"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250689"},{"year":"2001","author":"khailany","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106784"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2002.1106785"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1998.742118"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1145\/1048935.1050187"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/40.918001"}],"event":{"name":"2008 13th Asia-Pacific Computer Systems Architecture Conference (ACSAC)","start":{"date-parts":[[2008,8,4]]},"location":"Hsinchu, Taiwan","end":{"date-parts":[[2008,8,6]]}},"container-title":["2008 13th Asia-Pacific Computer Systems Architecture Conference"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4610266\/4625425\/04625468.pdf?arnumber=4625468","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,8,28]],"date-time":"2025-08-28T18:03:15Z","timestamp":1756404195000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4625468\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,8]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/apcsac.2008.4625468","relation":{},"subject":[],"published":{"date-parts":[[2008,8]]}}}