{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T08:43:14Z","timestamp":1729672994931,"version":"3.28.0"},"reference-count":26,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2014,12]]},"DOI":"10.1109\/apsipa.2014.7041532","type":"proceedings-article","created":{"date-parts":[[2015,2,18]],"date-time":"2015-02-18T00:30:35Z","timestamp":1424219435000},"page":"1-9","source":"Crossref","is-referenced-by-count":10,"title":["Non-binary LDPC code with multiple memory reads for multi-level-cell (MLC) flash"],"prefix":"10.1109","author":[{"given":"Chaudhry Adnan","family":"Aslam","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yong Liang","family":"Guan","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Kui","family":"Cai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"497","DOI":"10.1109\/ISSCC.2006.1696082","article-title":"A 4gb 2b\/cell nand flash memory with embedded 5b bch ecc for 36mb\/s system read throughput","author":"micheloni","year":"2006","journal-title":"Solid-State Circuits Conference 2006 ISSCC 2006 Digest of Technical Papers IEEE International"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2012.6364973"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/GLOCOM.2011.6134417"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISIT.2010.5513603"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4234.681360"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DFT.2009.25"},{"journal-title":"(2006) Nand flash 101 An introduction to nand flash and how to design it in to your next product","year":"0","key":"ref16"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1994.383466"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/4.475701"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/4.499738"},{"key":"ref4","doi-asserted-by":"crossref","first-page":"195","DOI":"10.1109\/JSSC.2008.2007154","article-title":"A 16 gb 3-bit per cell (x3) nand flash memory on 56 nm technology with 8 mb\/s write rate","volume":"44","author":"trinh","year":"2009","journal-title":"Solid-State Circuits IEEE Journal of"},{"year":"0","author":"li","key":"ref3"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"5","DOI":"10.1109\/VTSA.2008.4530774","article-title":"Future memory technology: challenges and opportunities","author":"kim","year":"2008","journal-title":"VLSI Technology Systems and Applications 2008 VLSI-TSA 2008 International Symposium on"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/5.220908"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TDMR.2004.836721"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2046966"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2010.5488388"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"303","DOI":"10.1109\/SIPS.2006.352599","article-title":"Low-power high-throughput bch error correction vlsi design for multi-level cell nand flash memories","author":"liu","year":"2006","journal-title":"Signal Processing Systems Design and Implementation 2006 SIPS '06 IEEE Workshop on"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/IMW.2009.5090600"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"984","DOI":"10.1109\/LED.2009.2026658","article-title":"Random telegraph noise effect on the programmed threshold-voltage distribution of flash memories","volume":"30","author":"monzio","year":"2009","journal-title":"Electron Device Letters IEEE"},{"key":"ref22","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1109\/ITW.2003.1216697","article-title":"Fast decoding algorithm for ldpc over gf(2q)","author":"barnault","year":"2003","journal-title":"Information Theory Workshop 2003 Proceedings 2003 IEEE"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2011.2160747"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.910605"},{"key":"ref23","doi-asserted-by":"crossref","first-page":"941","DOI":"10.1109\/LED.2008.2000964","article-title":"Cycling effect on the random telegraph noise instabilities of nor and nand flash arrays","volume":"29","author":"monzio","year":"2008","journal-title":"Electron Device Letters IEEE"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCSI.2010.2071990"},{"key":"ref25","doi-asserted-by":"crossref","first-page":"655","DOI":"10.1109\/TED.2007.912949","article-title":"Rtn vt instability from the stationary trap-filling condition: An analytical spectroscopic investigation","volume":"55","author":"monzio","year":"2008","journal-title":"Electron Devices IEEE Transactions on"}],"event":{"name":"2014 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA)","start":{"date-parts":[[2014,12,9]]},"location":"Chiang Mai, Thailand","end":{"date-parts":[[2014,12,12]]}},"container-title":["Signal and Information Processing Association Annual Summit and Conference (APSIPA), 2014 Asia-Pacific"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/7016284\/7041492\/07041532.pdf?arnumber=7041532","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,23]],"date-time":"2017-06-23T05:45:51Z","timestamp":1498196751000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/7041532\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2014,12]]},"references-count":26,"URL":"https:\/\/doi.org\/10.1109\/apsipa.2014.7041532","relation":{},"subject":[],"published":{"date-parts":[[2014,12]]}}}