{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:36:44Z","timestamp":1730198204425,"version":"3.28.0"},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2017,12]]},"DOI":"10.1109\/apsipa.2017.8282183","type":"proceedings-article","created":{"date-parts":[[2018,2,14]],"date-time":"2018-02-14T15:31:33Z","timestamp":1518622293000},"page":"1045-1051","source":"Crossref","is-referenced-by-count":2,"title":["Accelerating deep learning by binarized hardware"],"prefix":"10.1109","author":[{"given":"Shinya","family":"Takamaeda-Yamazaki","sequence":"first","affiliation":[]},{"given":"Kodai","family":"Ueyoshi","sequence":"additional","affiliation":[]},{"given":"Kota","family":"Ando","sequence":"additional","affiliation":[]},{"given":"Ryota","family":"Uematsu","sequence":"additional","affiliation":[]},{"given":"Kazutoshi","family":"Hirose","sequence":"additional","affiliation":[]},{"given":"Masayuki","family":"Ikebe","sequence":"additional","affiliation":[]},{"given":"Tetsuya","family":"Asai","sequence":"additional","affiliation":[]},{"given":"Masato","family":"Motomura","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IJCNN.2017.7966161"},{"key":"ref3","article-title":"In-Memory Area-Efficient Signal Streaming Processor Design for Binary Neural Networks","author":"ando","year":"2017","journal-title":"Proceedings of 60th IEEE International Midwest Symposium on Circuits and Systems (MWSCAS 2017)"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2016.7428073"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2016.7418007"},{"key":"ref11","first-page":"1393","article-title":"Efficient FPGA Acceleration of Convolutional Neural Networks Using Logical-3D Compute Array","author":"atul rahman","year":"2016","journal-title":"Design Automation Test in Europe Conference Exhibition (DATE)"},{"key":"ref5","article-title":"Binarynet: Training deep neural networks with weights and activations constrained to + 1 or ?1","volume":"abs 1602 2830","author":"courbariaux","year":"2016","journal-title":"CoRR"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870353"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2017.7870350"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.23919\/VLSIC.2017.8008533"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/2684746.2689060"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/3079856.3080246"}],"event":{"name":"2017 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)","start":{"date-parts":[[2017,12,12]]},"location":"Kuala Lumpur","end":{"date-parts":[[2017,12,15]]}},"container-title":["2017 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8270695\/8281978\/08282183.pdf?arnumber=8282183","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2018,3,12]],"date-time":"2018-03-12T17:56:38Z","timestamp":1520877398000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/8282183\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2017,12]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/apsipa.2017.8282183","relation":{},"subject":[],"published":{"date-parts":[[2017,12]]}}}