{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,10]],"date-time":"2026-07-10T20:32:11Z","timestamp":1783715531049,"version":"3.55.0"},"reference-count":10,"publisher":"IEEE","license":[{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2019,11,1]],"date-time":"2019-11-01T00:00:00Z","timestamp":1572566400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2019,11]]},"DOI":"10.1109\/apsipaasc47483.2019.9023140","type":"proceedings-article","created":{"date-parts":[[2020,3,6]],"date-time":"2020-03-06T12:03:54Z","timestamp":1583496234000},"page":"1455-1458","source":"Crossref","is-referenced-by-count":3,"title":["SCRA: A Hybrid Deterministic Routing Algorithm for Aging-Resilient Network-an-Chip"],"prefix":"10.1109","author":[{"given":"Bowen","family":"Zhang","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Huaxi","family":"Gu","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Ruiqi","family":"Guo","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref4","first-page":"772","article-title":"AROMa: Aging-aware deadlock-free adaptive routing algorithm and online monitoring in 3D NoCs","volume":"29","author":"zana","year":"2017","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"159","DOI":"10.1109\/TVLSI.2007.893578","article-title":"Interconnect lifetime prediction for reliability-aware systems","volume":"15","author":"zhijian","year":"2007","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref10","first-page":"369","article-title":"Wearout resilience in NoCs through an aging aware adaptive routing algorithm","volume":"23","author":"michael","year":"2014","journal-title":"IEEE Transactions on Very Large Scale Integration (VLSI) Systems"},{"key":"ref6","first-page":"136","article-title":"Use it or lose it: Wear-out and lifetime in future chip multiprocessors","author":"hyungjun","year":"2013","journal-title":"2013 46th Annual IEEE\/ACM International Symposium on Microarchitecture (MICRO)"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"72","DOI":"10.1109\/TMSCS.2017.2686856","article-title":"ARTEMIS: An aging-aware runtime application mapping framework for 3D NoC-based chip multiprocessors","volume":"3","author":"yaswanth","year":"2017","journal-title":"IEEE Transactions on Multi-Scale Computing Systems"},{"key":"ref8","first-page":"2896","article-title":"Adaptive routing algorithms for lifetime reliability optimization in network-on-chip","volume":"65","author":"liang","year":"2015","journal-title":"IEEE Transactions on Computers"},{"key":"ref7","first-page":"147","article-title":"A lifetime-aware mapping algorithm to extend MTTF of networks-on-chip","author":"letian","year":"2018","journal-title":"Proc Asia and South Pacific Design Automation Conference"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"1","DOI":"10.1145\/1132952.1132953","article-title":"A survey of research and practices of network-on-chip","volume":"38","author":"tobias","year":"2006","journal-title":"ACM Computing Surveys (CSUR)"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"1725","DOI":"10.1109\/TCAD.2017.2648817","article-title":"LAXY: A location-based aging-resilient Xy-Yx routing algorithm for network on chip","volume":"36","author":"nezam","year":"2017","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"},{"key":"ref1","first-page":"117","article-title":"A network on chip architecture and design methodology","author":"shashi","year":"2002","journal-title":"Proceedings IEEE Computer Society Annual Symposium on VLSI New Paradigms for VLSI Systems Design ISVLSI 2002"}],"event":{"name":"2019 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)","location":"Lanzhou, China","start":{"date-parts":[[2019,11,18]]},"end":{"date-parts":[[2019,11,21]]}},"container-title":["2019 Asia-Pacific Signal and Information Processing Association Annual Summit and Conference (APSIPA ASC)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8989870\/9023008\/09023140.pdf?arnumber=9023140","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,7,17]],"date-time":"2022-07-17T17:48:20Z","timestamp":1658080100000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/9023140\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2019,11]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/apsipaasc47483.2019.9023140","relation":{},"subject":[],"published":{"date-parts":[[2019,11]]}}}