{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,7,6]],"date-time":"2025-07-06T01:01:36Z","timestamp":1751763696463},"reference-count":23,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/arith.2003.1207654","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T09:34:28Z","timestamp":1079948068000},"page":"4-11","source":"Crossref","is-referenced-by-count":9,"title":["High-performance left-to-right array multiplier design"],"prefix":"10.1109","author":[{"given":"Z.","family":"Huang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.D.","family":"Ercegovac","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2000.911206"},{"key":"ref11","first-page":"469","article-title":"VLSI implementation of a 200-MHz 16*16 left-to-right carry-free multiplier in 0.35 mu m CMOS technology for next-generation DSPs","author":"kolagotla","year":"1997","journal-title":"Proc IEEE 1997 Custom Integrated Circuits Conf"},{"article-title":"Computer Arithmetic Algorithms","year":"1993","author":"koren","key":"ref12"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/92.748208"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/4.52175"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/12.485568"},{"key":"ref16","article-title":"Designing optimal hybrid final adders in a parallel multiplier using conditional sum blocks","author":"stelling","year":"1997","journal-title":"Proc 15th IMACS World Congress Scientific Computation Modeling and Applied Math"},{"article-title":"Computational Aspects of VLSI","year":"1983","author":"ullman","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/12.863039"},{"journal-title":"Arithmetic Module Design and Its Application to FFT","year":"2001","author":"yeh","key":"ref19"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/12.61047"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1117\/12.452040"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/4.149426"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.857435"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/4.902765"},{"key":"ref7","article-title":"Low power array multiplier design by topology optimization","author":"huang","year":"2002","journal-title":"proc SPIE 2002 Advanced Signal Processing Algorithms Architectures and Implementations XII"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.537128"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2001.930101"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1016\/S0026-2692(83)80084-6"},{"key":"ref20","first-page":"571","article-title":"A painless way to reduce power dissipation by over 18% in Booth-encoded carry-save array multipliers for DSP","author":"yu","year":"2000","journal-title":"2000 IEEE Workshop on Signal Processing Systems"},{"journal-title":"International Technology Roadmap for Semiconductors Interconnect","year":"2001","key":"ref22"},{"article-title":"Binary Adder Architectures for Cell-Based VLSI and their Synthesis","year":"1997","author":"zimmermann","key":"ref21"},{"year":"2001","key":"ref23"}],"event":{"name":"16th IEEE Symposium on Computer Arithmetic","acronym":"ARITH-03","location":"Santiago de Compostela, Spain"},"container-title":["16th IEEE Symposium on Computer Arithmetic, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8582\/27181\/01207654.pdf?arnumber=1207654","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,13]],"date-time":"2017-03-13T14:12:27Z","timestamp":1489414347000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1207654\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/arith.2003.1207654","relation":{},"subject":[]}}