{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:03:51Z","timestamp":1759147431964},"reference-count":13,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/arith.2003.1207688","type":"proceedings-article","created":{"date-parts":[[2004,3,22]],"date-time":"2004-03-22T14:34:28Z","timestamp":1079966068000},"page":"272-279","source":"Crossref","is-referenced-by-count":44,"title":["Energy-delay estimation technique for high-performance microprocessor VLSI adders"],"prefix":"10.1109","author":[{"given":"V.G.","family":"Oklobdzija","sequence":"first","affiliation":[]},{"given":"B.R.","family":"Zeydel","sequence":"additional","affiliation":[]},{"given":"H.","family":"Dao","sequence":"additional","affiliation":[]},{"given":"S.","family":"Mathew","sequence":"additional","affiliation":[]},{"family":"Ram Krishnamurthy","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.252.0156"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/322217.322232"},{"key":"ref12","first-page":"126","article-title":"A 4GHz 130nm Address Generation Unit with 32-bit Sparse-tree Adder Core","author":"mathew","year":"0","journal-title":"2002 Symposium on VLSI Circuits Digest of Technical Papers"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1960.5219822"},{"article-title":"Logical Effort Designing Fast CMOS Circuits","year":"1999","author":"harris","key":"ref4"},{"key":"ref3","article-title":"Logical Effort: Designing for Speed on the Back of an Envelop","author":"sproull","year":"1991","journal-title":"Proc IEEE Advanced Research VLSI"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"},{"key":"ref5","article-title":"Application of Logical Effort Techniques for Speed Optimization and Analysis of Representative Adders","author":"dao","year":"2001","journal-title":"The 35th Asilomar Conf Signals Systems and Computers"},{"key":"ref8","first-page":"418","article-title":"VLSI Design of High-Speed Low-Area Addition Circuitry","author":"han","year":"1987","journal-title":"Proceedings of the IEEE International Conference on Computer Design VLSI in Computers and Processors"},{"key":"ref7","doi-asserted-by":"crossref","DOI":"10.1109\/VTSA.1999.786010","article-title":"Multiplexer Based Adder for Media Signal Processing","author":"farooqui","year":"1999","journal-title":"International Symp on VLSI Technology Systems and Applications"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(88)90038-X"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762825"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.962283"}],"event":{"name":"16th IEEE Symposium on Computer Arithmetic","acronym":"ARITH-03","location":"Santiago de Compostela, Spain"},"container-title":["16th IEEE Symposium on Computer Arithmetic, 2003. Proceedings."],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8582\/27181\/01207688.pdf?arnumber=1207688","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T04:25:56Z","timestamp":1497587156000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1207688\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":13,"URL":"https:\/\/doi.org\/10.1109\/arith.2003.1207688","relation":{},"subject":[]}}