{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,21]],"date-time":"2026-02-21T09:17:19Z","timestamp":1771665439268,"version":"3.50.1"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2018,6]]},"DOI":"10.1109\/arith.2018.8464815","type":"proceedings-article","created":{"date-parts":[[2018,9,17]],"date-time":"2018-09-17T22:06:04Z","timestamp":1537221964000},"page":"84-91","source":"Crossref","is-referenced-by-count":13,"title":["Radix-64 Floating-Point Divider"],"prefix":"10.1109","author":[{"given":"Javier D.","family":"Bruguera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1109\/ARITH.2003.1207664","article-title":"High Performance Floating-Point Unit with 116 bit Wide Divider","author":"gerwig","year":"2003","journal-title":"Proceedings. 16th IEEE Symposium on Computer Arithmetic"},{"key":"ref3","article-title":"Digital Arithmetic","author":"ercegovac","year":"2004","journal-title":"San Mateo"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2013.24"},{"key":"ref6","article-title":"1-GHz HAL SPARC64 Dual Floating-Point Unit with RAS Features","author":"naini","year":"2001","journal-title":"Proceedings of 15th IEEE international Symposium on Computer Arithmetic"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.2013.32"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2004.44"},{"key":"ref12","article-title":"Logical Effort: Designing Fast CMOS Circuits","author":"sutherland","year":"1999","journal-title":"The Morgan Kaufmann Series in Computer Architecture and Design"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1109\/ARITH.1999.762835","article-title":"Floating Point Division and Square Root Algorithms and Implementation in the AMD-K7 Microprocessor","author":"oberman","year":"1999","journal-title":"Proc 14th IEEE Symp Computer Arithmetic"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2015.2448097"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/12.57060"},{"key":"ref9","article-title":"Advanced Clockgating Schemes for Fused-Multiply-Add- Type Floating-Point Units","author":"preiss","year":"2009","journal-title":"19th IEEE International Symposium on Computer Arithmetic"},{"key":"ref1","author":"ercegovac","year":"1994","journal-title":"Division and Square Root Digit-Recurrence Algorithms and Implementations"}],"event":{"name":"2018 IEEE 25th Symposium on Computer Arithmetic (ARITH)","location":"Amherst, MA","start":{"date-parts":[[2018,6,25]]},"end":{"date-parts":[[2018,6,27]]}},"container-title":["2018 IEEE 25th Symposium on Computer Arithmetic (ARITH)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/8452530\/8464686\/08464815.pdf?arnumber=8464815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2022,1,26]],"date-time":"2022-01-26T08:01:23Z","timestamp":1643184083000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8464815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2018,6]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/arith.2018.8464815","relation":{},"subject":[],"published":{"date-parts":[[2018,6]]}}}