{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T00:07:50Z","timestamp":1729642070585,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.2002.1030700","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T22:14:31Z","timestamp":1056579271000},"page":"7-16","source":"Crossref","is-referenced-by-count":0,"title":["Compositional technique for synthesising multi-phase regular arrays"],"prefix":"10.1109","author":[{"given":"M.","family":"Manjunathaiah","sequence":"first","affiliation":[]},{"given":"G.M.","family":"Megson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","DOI":"10.1201\/9781482276046-23","article-title":"Advanced systolic design","author":"lavenier","year":"1999","journal-title":"Chapter 23 Digital Signal Processing for MultiMedia Systems"},{"journal-title":"API-COSI MMAlpha Reference Manual IRISA","year":"1997","key":"ref11"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3242-2_4"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"125","DOI":"10.1007\/BF00925118","article-title":"MSSM-A Design Aid for Multi-Stage Systolic Mapping","volume":"4","author":"hwang","year":"1992","journal-title":"Journal of VLSI Signal Processing"},{"key":"ref14","article-title":"A Model for Systolic Parallelization of Loop Programs","author":"friedrich","year":"1997","journal-title":"Tech Rep TR-RSF B-96-029 Reihe SFB Universitat-GH Paderborn Fachbereich Mathematik-Informatik"},{"key":"ref15","first-page":"18","article-title":"Structuration of the Alpha Language","author":"florent de","year":"1995","journal-title":"Massively Parallel Programming Models"},{"key":"ref16","first-page":"123","article-title":"A systolic array for 2-D DFT and 2-D DCT","author":"lim","year":"1994","journal-title":"Application Specific Array Processors ASAP 94"},{"key":"ref17","article-title":"A new matrix multiplication systolic array","volume":"269","author":"quirton","year":"0","journal-title":"P AA Parallel A lqorithms and Archite ctures Proceedings of the International Workshop on Parallel Algorithms and A rchite ctures 1986 LNCS"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2001.952064"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/5.4402"},{"journal-title":"SystemC Reference Manual 1 0","year":"0","key":"ref4"},{"article-title":"SpecC: Specification L anguage and Methodology","year":"2000","author":"gajski","key":"ref3"},{"article-title":"A n Intr oduction to systolic algorithm design","year":"1992","author":"megson","key":"ref6"},{"journal-title":"Patrice Quirton and Yves Robert Systolic Algorithms and Architectures","year":"1991","key":"ref5"},{"key":"ref8","first-page":"398","article-title":"Loop parallelization in the polytope model","volume":"715","author":"christian","year":"1993","journal-title":"CONCUR '93 4th International Conference on Concurrency Theory Eke Best"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/0167-8191(90)90105-I"},{"year":"0","key":"ref2"},{"journal-title":"Proc Ninth Int'l Symp Hardware\/Software Codesign (CODES '01)","year":"2001","key":"ref1"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"421","DOI":"10.1016\/S0167-8191(98)00020-9","article-title":"Loop parallelization algorithms: F rom parallelism extraction to code generation","volume":"24","author":"pierre","year":"1998","journal-title":"Parallel Computing"},{"key":"ref20","doi-asserted-by":"crossref","first-page":"1304","DOI":"10.1109\/PROC.1987.13882","article-title":"Array arc hitectures for iterative algorithms","volume":"75","author":"jagadish","year":"1987","journal-title":"Proceedings of the IEEE"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/277651.277691"}],"event":{"name":"IEEE International Conference on Application- Specific Systems, Architectures, and Processors","acronym":"ASAP-02","location":"San Jose, CA, USA"},"container-title":["Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8009\/22137\/01030700.pdf?arnumber=1030700","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,3,24]],"date-time":"2020-03-24T00:41:30Z","timestamp":1585010490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1030700\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/asap.2002.1030700","relation":{},"subject":[]}}