{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:45:03Z","timestamp":1730198703165,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.2002.1030703","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"41-51","source":"Crossref","is-referenced-by-count":3,"title":["A component architecture for FPGA-based, DSP system design"],"prefix":"10.1109","author":[{"given":"G.","family":"Spivey","sequence":"first","affiliation":[]},{"given":"S.S.","family":"Bhattacharyya","sequence":"additional","affiliation":[]},{"given":"K.","family":"Nakajima","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"155","article-title":"Ptolemy: A framework for simulating and prototyping heterogeneous systems","volume":"4","author":"buck","year":"1994","journal-title":"Int J Computer Simulation"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6127-9"},{"key":"ref12","first-page":"264","article-title":"Algorithm analysis and mapping environment for adaptive computing system","author":"pauer","year":"1998","journal-title":"Proc Second Annual Workshop on High Performance Embedded Computing"},{"key":"ref13","first-page":"101","article-title":"Automatic Mapping of Khoros-based Applications to Adaptive Computing Systems","author":"natarajan","year":"1999","journal-title":"Proc of 1999 Military and Aerospace Applications of Programmable Devices and Technologies International Conference (MAPLD)"},{"key":"ref14","article-title":"Cantata: The Visual Programming Environment for the Khoros System","author":"argiro","year":"2001","journal-title":"Visualization Imaging and Image Processing (VIIP) Conference Proceedings"},{"journal-title":"Embedded Multiprocessors Scheduling and Synchronization Marcel Deckker","year":"2000","author":"sriram","key":"ref15"},{"key":"ref16","article-title":"New Solutions for Reconfigurable Electronics: Developing Prototypes and Reconfigurable Equipment with Celoxica and Wind River","author":"newman","year":"0","journal-title":"Celoxica White Paper"},{"journal-title":"Rincon Research Corporation Introduction to Midas 2k Tucson AZ","year":"2000","key":"ref17"},{"key":"ref18","first-page":"48","article-title":"High Performance Digital Down-Converters for FPGAs","author":"andraka","year":"2000","journal-title":"Xcell Journal"},{"journal-title":"Annapolis Micro Systems Incorporated WILDSTAR Reference Manual rev 3 1 Annapolis MD","year":"2000","key":"ref19"},{"journal-title":"OXFORD Hardware Compilation Group The Handel language Technical Report Oxford University","year":"1997","key":"ref4"},{"year":"0","key":"ref3"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707895"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-6666-0_2"},{"journal-title":"Xilinx System Generator v2 1 for Simulink Reference Guide Xilinx","year":"2000","key":"ref8"},{"journal-title":"Surviving the SOC Revolution a Guide to Platform-Based Design","year":"1999","author":"chang","key":"ref7"},{"key":"ref2","first-page":"9908","article-title":"MATCH: A MATLAB Compiler for Configurable Computing Systems","author":"banerjee","year":"1999","journal-title":"Technical Report Center for Parallel and Distributed Computing Northwestern University"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/2.347998"},{"key":"ref9","first-page":"48","article-title":"From Algorithm to Hardware - The Great Tools Disconnect","author":"donaldson","year":"2001","journal-title":"COTS Journal"}],"event":{"name":"IEEE International Conference on Application- Specific Systems, Architectures, and Processors","acronym":"ASAP-02","location":"San Jose, CA, USA"},"container-title":["Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8009\/22137\/01030703.pdf?arnumber=1030703","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T11:47:25Z","timestamp":1489146445000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1030703\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/asap.2002.1030703","relation":{},"subject":[]}}