{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:45:03Z","timestamp":1730198703807,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.2002.1030706","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"76-87","source":"Crossref","is-referenced-by-count":1,"title":["A model-based methodology for application specific energy efficient data path design using FPGAs"],"prefix":"10.1109","author":[{"given":"S.","family":"Mohanty","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Choi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ju-wook Jang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"V.K.","family":"Prasanna","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"doi-asserted-by":"publisher","key":"ref10","DOI":"10.1109\/ISCAS.1989.100564"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/FPGA.1996.564815"},{"year":"0","journal-title":"Model-Based Integrated Simulation","key":"ref12"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1145\/513829.513835"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1109\/ICCAD.1997.643385"},{"key":"ref15","article-title":"On Synthesizing Optimal Family of Linear Systolic Arrays for Matrix Multi-plication","volume":"40","author":"prasanna kumar","year":"1991","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"publisher","key":"ref16","DOI":"10.1007\/978-1-4615-5433-2"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1109\/NAECON.2000.894960"},{"year":"0","article-title":"Xilinx Application Note: Virtex-II\/Virtex-II Pro Series and Xilinx ISE 4.1 Design Environment","key":"ref18"},{"key":"ref4","article-title":"Signal Processing using Reconfigurable System-on-Chip Platforms","author":"dandalis","year":"2001","journal-title":"International Conference on engineering of reconfigurable systems and algorithms"},{"key":"ref3","article-title":"Domain-Specific Modeling for Rapid System-Level Energy Estimation of Reconfigurable Architectures","author":"choi","year":"2002","journal-title":"Intl Conference on Engineering of Reconfigurable Systems and Algorithms"},{"key":"ref6","article-title":"Power Modeling in FPGAs","author":"garcia","year":"1999","journal-title":"Int Conf on Field Programmable Logic and Applications"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/ICASSP.1985.1168513"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/ACSSC.1999.832396"},{"key":"ref7","article-title":"Energy-Efficient Matrix Multiplication on FPGAs","author":"jang","year":"2002","journal-title":"Manuscript Dept of Electrical Engg"},{"key":"ref2","article-title":"Loop Pipelining and Optimization for Reconfigurable Architectures","author":"bondalapati","year":"2000","journal-title":"Recon-figurable Architectures Workshop (RAW)"},{"key":"ref1","article-title":"MILAN: A Model Based Integrated Simulation for Design of Embedded Systems","author":"agrawal","year":"2001","journal-title":"Languages Compilers and Tools for Embedded Systems"},{"key":"ref9","article-title":"Introduction to Parallel Computing: Design and Analysis of Algorithms","author":"kumar","year":"1993","journal-title":"Benjamin Cummings"}],"event":{"acronym":"ASAP-02","name":"IEEE International Conference on Application- Specific Systems, Architectures, and Processors","location":"San Jose, CA, USA"},"container-title":["Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8009\/22137\/01030706.pdf?arnumber=1030706","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T11:56:12Z","timestamp":1489146972000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1030706\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/asap.2002.1030706","relation":{},"subject":[]}}