{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,3]],"date-time":"2024-09-03T23:39:59Z","timestamp":1725406799955},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.2002.1030713","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T22:14:31Z","timestamp":1056579271000},"page":"141-150","source":"Crossref","is-referenced-by-count":4,"title":["Predictable instruction caching for media processors"],"prefix":"10.1109","author":[{"given":"J.","family":"Irwin","sequence":"first","affiliation":[]},{"given":"M.D.","family":"May","sequence":"additional","affiliation":[]},{"given":"H.L.","family":"Muller","sequence":"additional","affiliation":[]},{"given":"D.","family":"Page","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Dynamic Cache Splitting","author":"juan","year":"1995","journal-title":"15th International Conference of the Chilean Computational Society"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/REAL.1989.63574"},{"key":"ref12","article-title":"MediaBench: A Tool for Evaluating Multimedia and Communications Systems","author":"lee","year":"1997","journal-title":"30th Annual International Symposium on Microarchitecture"},{"article-title":"Cache Memory","year":"2000","author":"may","key":"ref13"},{"journal-title":"The Livermore Fortran Kernels A Computer Test Of The Numerical Performance Range","year":"1986","author":"mcmahon","key":"ref14"},{"key":"ref15","first-page":"59","article-title":"A hardware mechanism for dynamic extraction and relayout of program hot spots","author":"merten","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/216636.216677"},{"key":"ref17","first-page":"21","article-title":"Microcaches","author":"page","year":"1999","journal-title":"International Conference of High-Performance Computing"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/93542.93550"},{"key":"ref19","article-title":"Compiler-Controlled Cache Mapping Rules","author":"wagner","year":"1995","journal-title":"Technical Report CS-1995–31"},{"key":"ref4","article-title":"The Gibson Mix","author":"gibson","year":"1970","journal-title":"Technical Report TR 00 2043 Order 70A003803"},{"key":"ref3","article-title":"Performance of Various Computers Using Standard Linear Equation Software","author":"dongarra","year":"2000","journal-title":"Technical Report CS-89–85"},{"key":"ref6","article-title":"Efficient Procedure Mapping Using Cache Line Coloring","author":"hashemi","year":"1997","journal-title":"ACM SIGPLAN conference on Programming Language design and Implementation"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645824"},{"key":"ref8","article-title":"Real-Time Memory Management: Compile-Time Techniques and Run-Time Mechanisms that Enable the Use of Caches in Real-Time Systems","author":"jacob","year":"2000","journal-title":"Technical Report UMIACS-TR-2000–60"},{"journal-title":"Intel i960 Jx Microprocessor Developer's Manual Technical report","first-page":"272483","year":"1997","key":"ref7"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1109\/MICRO.1996.566449","article-title":"Efficient Path Profiling","author":"ball","year":"1996","journal-title":"29th Annual International Symposium on Microarchitecture"},{"journal-title":"Technical Report","article-title":"Intel 80200 Processors based on Intel XScale Microarchitecture: Developer's Manual","year":"2000","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968607"}],"event":{"name":"IEEE International Conference on Application- Specific Systems, Architectures, and Processors","acronym":"ASAP-02","location":"San Jose, CA, USA"},"container-title":["Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8009\/22137\/01030713.pdf?arnumber=1030713","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:42:48Z","timestamp":1497566568000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1030713\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/asap.2002.1030713","relation":{},"subject":[]}}