{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,26]],"date-time":"2026-02-26T11:16:03Z","timestamp":1772104563108,"version":"3.50.1"},"reference-count":14,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.2002.1030716","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T22:14:31Z","timestamp":1056579271000},"page":"163-172","source":"Crossref","is-referenced-by-count":15,"title":["Implementation of a 32-bit RISC processor for the data-intensive architecture processing-in-memory chip"],"prefix":"10.1109","author":[{"given":"J.","family":"Draper","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Sondeen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Mediratta","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Ihn Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"0"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1109\/MWSCAS.2000.951617","article-title":"A Fast, Simple Router for the Data-Intensive Architecture (DIVA) System","author":"kang","year":"2000","journal-title":"Proceedings of the IEEE Midwest Symposium on Circuits and Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1999.765945"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/0167-739X(95)00024-M"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1992.753322"},{"key":"ref4","article-title":"Code Transformations for Exploiting Bandwidth in PIM-Based Systems","author":"chame","year":"2000","journal-title":"Solving the Memory Wall Problem Workshop ISCA-27"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.1999.744334"},{"key":"ref6","article-title":"Mapping Irregular Application to DIVA, a PIM-based Data-Intensive Architecture","author":"hall","year":"1999","journal-title":"Supercomputing"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/514191.514197"},{"key":"ref8","author":"hennessy","year":"1996","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref7","article-title":"Memory Management in a PIM-Based Architecture","author":"hall","year":"2000","journal-title":"Proc 2nd Workshop Intelligent Memory Systems"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/232973.232983"},{"key":"ref1","year":"0"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/6.755442"}],"event":{"name":"IEEE International Conference on Application- Specific Systems, Architectures, and Processors","location":"San Jose, CA, USA","acronym":"ASAP-02"},"container-title":["Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8009\/22137\/01030716.pdf?arnumber=1030716","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:42:47Z","timestamp":1497566567000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1030716\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asap.2002.1030716","relation":{},"subject":[]}}