{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,24]],"date-time":"2025-03-24T06:40:13Z","timestamp":1742798413746,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.2002.1030719","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T22:14:31Z","timestamp":1056579271000},"page":"197-207","source":"Crossref","is-referenced-by-count":6,"title":["PAPA - packed arithmetic on a prefix adder for multimedia applications"],"prefix":"10.1109","author":[{"given":"N.","family":"Burgess","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762825"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1023\/A:1015421507166"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.1117\/12.453812","article-title":"Packed arithmetic on a prefix adder (PAPA)","volume":"4791","author":"burgess","year":"2002","journal-title":"Proc SPIE"},{"article-title":"Digital Integrated Circuits: A Design Perspective","year":"1996","author":"rabaey","key":"ref13"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/40.526925"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/40.848475"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/40.865866"},{"key":"ref17","article-title":"Logical Effort: designing for speed on the back of an envelope","author":"sproull","year":"1991","journal-title":"IEEE Advanced Research in VLSI"},{"article-title":"Logical Effort: Designing Fast CMOS Circuits","year":"1999","author":"sutherland","key":"ref18"},{"key":"ref19","article-title":"PAPA Addition Circuitry","author":"burgess","year":"2001","journal-title":"International Patent Application no PCT\/GB 01\/05358"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ARITH.1999.762826"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"230","DOI":"10.1117\/12.49824","article-title":"Arithmetic processor design for the T9000 Transputer","volume":"1566","author":"knowles","year":"1991","journal-title":"Proc SPIE"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"100","DOI":"10.1109\/VTSA.1999.786010","article-title":"Multiplexer Based Adder for Media Signal Processing","author":"farooqui","year":"1999","journal-title":"Proc IEEE Int Symp on VLSI Technology Systems and Applications"},{"key":"ref5","article-title":"Simultaneous Arithmetic","author":"knowles","year":"1998","journal-title":"British Patent Application no 9813328 3"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.1997.625683"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/4.772417"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.641681"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/4434.708250"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1973.5009159"}],"event":{"name":"IEEE International Conference on Application- Specific Systems, Architectures, and Processors","acronym":"ASAP-02","location":"San Jose, CA, USA"},"container-title":["Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8009\/22137\/01030719.pdf?arnumber=1030719","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,15]],"date-time":"2017-06-15T22:42:47Z","timestamp":1497566567000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1030719\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/asap.2002.1030719","relation":{},"subject":[]}}