{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:45:05Z","timestamp":1730198705292,"version":"3.28.0"},"reference-count":23,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.2002.1030724","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T18:14:31Z","timestamp":1056564871000},"page":"253-264","source":"Crossref","is-referenced-by-count":5,"title":["Refining instruction set architecture for high-performance multimedia processing in constrained environments"],"prefix":"10.1109","author":[{"given":"R.B.","family":"Lee","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.M.","family":"Fiskiran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Zhijie Shi","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Xiao Yang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"year":"2000","journal-title":"Rev 1 1 ID 245319&#x2013;002","article-title":"IA-64 Architecture Software Developer's Manual, Vol. 3: ISA Reference","key":"ref10"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/ICME.2001.1237694"},{"key":"ref12","first-page":"91","article-title":"Multimedia Instructions in Microprocessors for Native Signal Processing","author":"lee","year":"2002","journal-title":"Programmable Digital Signal Processors Architecture Programming and Applications"},{"doi-asserted-by":"publisher","key":"ref13","DOI":"10.1109\/2.947089"},{"doi-asserted-by":"publisher","key":"ref14","DOI":"10.1002\/(SICI)1098-1098(1999)10:1<96::AID-IMA11>3.3.CO;2-X"},{"key":"ref15","article-title":"The MAP-CA VLIW Based Media Processor","author":"basoglu","year":"0","journal-title":"White Paper"},{"year":"0","author":"lee","article-title":"PLX-Project at Princeton University","key":"ref16"},{"key":"ref17","first-page":"651","article-title":"Cost-Effective Multiplication with Enhanced Adders for Multimedia Applications","volume":"1","author":"luo","year":"2000","journal-title":"proceedings of IEEE International Symposium on Circuits and Systems"},{"doi-asserted-by":"publisher","key":"ref18","DOI":"10.1109\/ASAP.2000.862373"},{"key":"ref19","first-page":"1095","article-title":"A Fast DCT-SQ Scheme for Images","volume":"e71","author":"arai","year":"1988","journal-title":"Trans IEICE"},{"doi-asserted-by":"publisher","key":"ref4","DOI":"10.1117\/12.334770"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1109\/40.526925"},{"doi-asserted-by":"publisher","key":"ref6","DOI":"10.1109\/40.526924"},{"year":"1996","author":"kane","article-title":"PA-RISC 2.0 Architecture","key":"ref5"},{"doi-asserted-by":"publisher","key":"ref8","DOI":"10.1109\/40.526921"},{"year":"1999","journal-title":"Order Code 243191","article-title":"Intel Architecture Software Developer's Manual, Volume 2: Instruction Set Reference","key":"ref7"},{"doi-asserted-by":"publisher","key":"ref2","DOI":"10.1109\/SIPS.1997.625683"},{"doi-asserted-by":"publisher","key":"ref1","DOI":"10.1109\/40.372347"},{"year":"1998","journal-title":"Revision 0 1 Order Code ALTIVECPEM\/D","article-title":"AltiVec Technology Programming Environments Manual","key":"ref9"},{"doi-asserted-by":"publisher","key":"ref20","DOI":"10.1049\/el:19990946"},{"doi-asserted-by":"publisher","key":"ref22","DOI":"10.1145\/182.358439"},{"year":"1998","journal-title":"ISO\/IEC JTC 1\/SC 29\/WG 11","article-title":"Information Technology - Coding of audio-visual objects, Part 1: Systems, Part 2: Visual, Part 3: Audio","key":"ref21"},{"key":"ref23","article-title":"Instruction Set Architecture for Multimedia Signal Processing","author":"lee","year":"2002","journal-title":"Nvited chapter Computer Engineering Handbook"}],"event":{"acronym":"ASAP-02","name":"IEEE International Conference on Application- Specific Systems, Architectures, and Processors","location":"San Jose, CA, USA"},"container-title":["Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8009\/22137\/01030724.pdf?arnumber=1030724","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T11:52:55Z","timestamp":1489146775000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1030724\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":23,"URL":"https:\/\/doi.org\/10.1109\/asap.2002.1030724","relation":{},"subject":[]}}