{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T07:40:31Z","timestamp":1725522031466},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.2002.1030737","type":"proceedings-article","created":{"date-parts":[[2003,6,25]],"date-time":"2003-06-25T22:14:31Z","timestamp":1056579271000},"page":"381-390","source":"Crossref","is-referenced-by-count":0,"title":["Advances in bit width selection methodology"],"prefix":"10.1109","author":[{"given":"D.","family":"Cachera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"T.","family":"Risset","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"Infrastructure for numeric precision control in the Ptolemy environment","author":"kim","year":"1997","journal-title":"Proceedings of the 40th Midwest Symposium on Circuits and Systems"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1999.803686"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.959864"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998351"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/78.388851"},{"key":"ref15","article-title":"Models for bit-true simulation and high-level synthesis of DSP applications","author":"pauwels","year":"1992","journal-title":"IEEE Great Lakes Symp on VLSI"},{"key":"ref16","article-title":"Gaut: a high level synthesis tool dedicated to real time signal processing application","author":"sentieys","year":"2000","journal-title":"EURO-DAC"},{"key":"ref17","article-title":"Bitwidth analysis with application to silicon compilation","author":"stephenson","year":"1999","journal-title":"Proc ACM SIGPLAN Conf Programming Language Design and Implementation (PLDI)"},{"journal-title":"Conception d&#x2018;Architectures pour Traitement du Signal en Pr&#x00E9;cision Finie","year":"1999","author":"tourreilles","key":"ref18"},{"article-title":"A library for doing polyhedral operations. Technical Report 785","year":"1993","author":"wilde","key":"ref19"},{"key":"ref4","first-page":"147","article-title":"Mathematical tools for loop transformations: From systems of uniform recurrence equations to the polytope model","author":"darte","year":"1998","journal-title":"Algorithms for Parallel Processing volume 105 of IMA Volumes in Mathematics and its Applications"},{"key":"ref3","article-title":"A methodology and design environment for DSP ASIC fixed-point refinement","author":"cmar","year":"1999","journal-title":"ACM\/IEEE European Design and Test Conf"},{"key":"ref6","article-title":"Overview of the ptolemy project","author":"lee","year":"1999","journal-title":"Technical Report UCB\/ERL No M99\/37"},{"article-title":"First Steps in Alpha. Technical Report 1244, Irisa","year":"1999","author":"dupont","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.1998.727179"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0023465"},{"key":"ref2","first-page":"235","article-title":"Coupling time of a (max, plus) matrix","author":"bouillard","year":"2001","journal-title":"Workshop on max-plus algebras"},{"journal-title":"Synchronization and Linearity","year":"1992","author":"baccelli","key":"ref1"},{"journal-title":"A Study on the Fixed-Point Implementation of Digital Signal Algorithms Phd","year":"1996","author":"kim","key":"ref9"}],"event":{"name":"IEEE International Conference on Application- Specific Systems, Architectures, and Processors","acronym":"ASAP-02","location":"San Jose, CA, USA"},"container-title":["Proceedings IEEE International Conference on Application- Specific Systems, Architectures, and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8009\/22137\/01030737.pdf?arnumber=1030737","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,10]],"date-time":"2017-03-10T16:56:03Z","timestamp":1489164963000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1030737\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/asap.2002.1030737","relation":{},"subject":[]}}