{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T14:59:13Z","timestamp":1729609153723,"version":"3.28.0"},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.2003.1212827","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"28-39","source":"Crossref","is-referenced-by-count":0,"title":["Switched memory architectures - moving beyond systolic arrays"],"prefix":"10.1109","author":[{"given":"R.","family":"Lakshminarayanan","sequence":"first","affiliation":[]},{"given":"S.","family":"Rajopadhye","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICPP.2001.952064"},{"journal-title":"Piecewise linear algorithm and architecture research and optimization","year":"0","key":"ref11"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"773","DOI":"10.1145\/365151.365152","article-title":"Optimizing memory usage in the polyhedral model","volume":"22","author":"quillere","year":"2000","journal-title":"ACM Transactions on Programming Languages and Systems"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"95","DOI":"10.1007\/BF02477176","article-title":"The mapping of linear recurrence equations on regular arrays","volume":"1","author":"quinton","year":"1989","journal-title":"Journal of VLSI Signal Processing"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/BF01558666"},{"journal-title":"On the Synthesis of Integral and Dynamic Recurrences","year":"1996","author":"rapanotti","key":"ref15"},{"journal-title":"\"Derivation Extensions and Parallel Implementation of Regular Iterative Algorithms \"","year":"1988","author":"roy chowdhury","key":"ref16"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"127","DOI":"10.1023\/A:1015341305426","article-title":"PICO-NPA: High-level synthesis of nonprogrammable hardware accelerators","volume":"31","author":"robert","year":"2002","journal-title":"Journal of VLSI Signal Processing Systems"},{"journal-title":"Theory of Integer and Linear Programming","year":"1988","author":"schrijver","key":"ref18"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/12.508321"},{"key":"ref4","article-title":"The price of routing in FPGAs","author":"de dinechin","year":"1999","journal-title":"Technical Report RR-3772 INRIA"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-44614-1_65","article-title":"Stream computations organized for reconfigurable execution (SCORE): Introduction and tutorial","author":"caspi","year":"2000"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ARRAYS.1988.18084"},{"journal-title":"Reconfigurable Architectures for General-Purpose Computing","year":"1996","author":"dehon","key":"ref5"},{"key":"ref8","article-title":"Compann: Deriving process networks from matlab for embedded signal processing architectures","author":"deprettere","year":"2000","journal-title":"Eighth International Workshop on Hardware\/Software Codesign(CODES'2000)"},{"key":"ref7","article-title":"First steps in Alpha","author":"dupont de dinechin","year":"1999","journal-title":"Technical Report 1244"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.839323"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4684-6894-6","author":"banerjee","year":"1988","journal-title":"Dependence Analysis for Supercominitina"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/2.839324"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/ARRAYS.1988.18080"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0040399"}],"event":{"name":"IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003","acronym":"ASAP-03","location":"The Hague, Netherlands"},"container-title":["Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8604\/27271\/01212827.pdf?arnumber=1212827","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:04:50Z","timestamp":1497571490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1212827\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/asap.2003.1212827","relation":{},"subject":[]}}