{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,2]],"date-time":"2025-05-02T06:43:12Z","timestamp":1746168192082,"version":"3.30.2"},"reference-count":21,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.2003.1212830","type":"proceedings-article","created":{"date-parts":[[2004,3,2]],"date-time":"2004-03-02T02:26:50Z","timestamp":1078194410000},"page":"64-74","source":"Crossref","is-referenced-by-count":10,"title":["Systematic register bypass customization for application-specific processors"],"prefix":"10.1109","author":[{"given":"K.","family":"Fan","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Clark","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Chu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"K.V.","family":"Manjunath","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Rajiv Ravindran","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Smelyanskiy","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Mahlke","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1996.566472"},{"key":"ref11","article-title":"Tri'Media CPU64 Design Space Exploration","author":"hekstra","year":"1999","journal-title":"Proc of ICCD"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"82","DOI":"10.1145\/277044.277060","article-title":"Design space exploration algorithm for heterogeneous multi-processor embedded system design","author":"karkowski","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"year":"2001","author":"lapinskii","key":"ref13"},{"key":"ref14","article-title":"MediaBench: A Tool for Evaluating and Synthesizing Multimedia and Communications Systems","author":"lee","year":"1997","journal-title":"Proc Micro-30"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585857"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/40.216747"},{"year":"1998","author":"palacharla","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1991.139933"},{"key":"ref19","article-title":"Spacewalker: Automated Design Space Exploration for Embedded Computer Systems. Technical Report HPL-2001–220","author":"snider","year":"2001","journal-title":"Hewlett-Packard Laboratories"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1995.476811"},{"key":"ref3","article-title":"Automatic Architecture Synthesis and Compiler Retargeting for VLIW and EPIC Processors","author":"aditya","year":"1999","journal-title":"Proc of ISSS"},{"key":"ref6","article-title":"Using Internal Redundant Representations and Limited Bypass to Support Pipelined Adders and Register Files","author":"brown","year":"2001","journal-title":"Proc HPCA-8"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/1460299.1460304"},{"key":"ref8","doi-asserted-by":"crossref","DOI":"10.1145\/70082.68183","article-title":"Architecture and Compiler Tradeoffs for a Long Instrction Word Microprocessor","author":"cohn","year":"1989","journal-title":"Proc of ASPLOS-3"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502241"},{"key":"ref2","article-title":"Elcor's Machine Description System: Version 3.0. Technical Report HPL-98–128","author":"aditya","year":"1998","journal-title":"Hewlett-Packard Laboratories"},{"key":"ref1","article-title":"Pipelining and Bypassing in a VLIW processor","volume":"5","author":"abnous","year":"1995","journal-title":"IEEE Transactions on Parallel and Distributed Systems"},{"journal-title":"Bulldog A Compiler for VLIW Architectures","year":"1985","author":"ellis","key":"ref9"},{"journal-title":"An infrastructure for research in ILP","year":"0","key":"ref20"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/379240.379256"}],"event":{"name":"IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003","acronym":"ASAP-03","location":"The Hague, Netherlands"},"container-title":["Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8604\/27271\/01212830.pdf?arnumber=1212830","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,12,15]],"date-time":"2024-12-15T13:22:01Z","timestamp":1734268921000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1212830\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":21,"URL":"https:\/\/doi.org\/10.1109\/asap.2003.1212830","relation":{},"subject":[]}}