{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T20:43:43Z","timestamp":1725482623014},"reference-count":17,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.2003.1212862","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"389-399","source":"Crossref","is-referenced-by-count":3,"title":["GFS: an efficient implementation of fair scheduling for multigigabit packet networks"],"prefix":"10.1109","author":[{"given":"G.","family":"Kornaros","sequence":"first","affiliation":[]},{"given":"T.","family":"Orphanoudakis","sequence":"additional","affiliation":[]},{"given":"I.","family":"Papaefstathiou","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"A Hierarchical Traffic Shaper for Packet Switches","author":"zeng","year":"1999","journal-title":"Globecom'1999"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/49.594854"},{"key":"ref12","article-title":"I\/O bus usage control in PC-based software routers","author":"lepe","year":"2002","journal-title":"IFIP Networking"},{"journal-title":"Motorola Q-5 Produt Sheet","year":"0","key":"ref13"},{"journal-title":"Cisco VIP4–80","year":"0","key":"ref14"},{"journal-title":"EzChip NP-l netw ork protocol Data Sheet","year":"0","key":"ref15"},{"journal-title":"Xebeo MetroBridge Product Description","year":"0","key":"ref16"},{"article-title":"Scheduling components for multi-gigabit net worlBoCs","year":"0","author":"orphanoudakis","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/90.234856"},{"key":"ref3","first-page":"20","article-title":"Designing and Implementing a Fast Crossbar Scheduler","author":"guptaand","year":"1999","journal-title":"IEEE Micro"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"120","DOI":"10.1109\/INFCOM.1996.497885","article-title":"WF2Q: Worst-case fair weighted fair queueing","author":"bennett","year":"1996","journal-title":"Proceedings IEEE Infocom"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/90.298432"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/90.649568"},{"article-title":"Active Flow Identifiers for scal-able, QoS scheduling in 10-Gbps netw ork processors","year":"0","author":"kornaros","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/40.748794"},{"article-title":"Pipelined Multi-Queue Management in a VLSI A TMSwitch Chip with Credit-Based Flow-Control","year":"0","author":"kornaros","key":"ref1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICNP.1997.643677"}],"event":{"name":"IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003","acronym":"ASAP-03","location":"The Hague, Netherlands"},"container-title":["Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8604\/27271\/01212862.pdf?arnumber=1212862","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:04:50Z","timestamp":1497571490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1212862\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/asap.2003.1212862","relation":{},"subject":[]}}