{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T12:04:30Z","timestamp":1759147470907,"version":"3.28.0"},"reference-count":19,"publisher":"IEEE Comput. Soc","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"DOI":"10.1109\/asap.2003.1212864","type":"proceedings-article","created":{"date-parts":[[2004,3,1]],"date-time":"2004-03-01T21:26:50Z","timestamp":1078176410000},"page":"412-422","source":"Crossref","is-referenced-by-count":5,"title":["Modular multiplication for FPGA implementation of the IDEA block cipher"],"prefix":"10.1109","author":[{"given":"J.-L.","family":"Beuchat","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","article-title":"On the Design and Security of Block Ciphers","author":"lai","year":"1992","journal-title":"ETH Series in Information Processing"},{"doi-asserted-by":"publisher","key":"ref11","DOI":"10.1109\/FPGA.2000.903399"},{"doi-asserted-by":"publisher","key":"ref12","DOI":"10.1007\/3-540-48892-8_20"},{"year":"0","author":"lipmaa","journal-title":"Comments to NIST Concerning AES Modes of Operations CTR-mode Encryption","key":"ref13"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"333","DOI":"10.1109\/12.660169","article-title":"A Simplified Architecture for Modulo (2n+1) Multiplication","volume":"47","author":"ma","year":"1998","journal-title":"IEEE Transactions on Computers"},{"doi-asserted-by":"publisher","key":"ref15","DOI":"10.1109\/ICASSP.1998.678168"},{"year":"1997","author":"menezes","journal-title":"Handbook of Applied Cryptography","key":"ref16"},{"doi-asserted-by":"publisher","key":"ref17","DOI":"10.1007\/3-540-48059-5_21"},{"key":"ref18","doi-asserted-by":"crossref","first-page":"158","DOI":"10.1109\/ARITH.1999.762841","article-title":"Efficient VLSI Implementation of Modulo (2n ± 1) Addition and Multiplication","author":"zimmermann","year":"1999","journal-title":"Proceedings of the 14th IEEE Symposium on Computer Arithmetic"},{"doi-asserted-by":"publisher","key":"ref19","DOI":"10.1109\/4.278352"},{"key":"ref4","article-title":"IDEA as a Benchmark for Reconfigurable Computing","author":"caspi","year":"1996","journal-title":"Technical report BRASS Research Group"},{"doi-asserted-by":"publisher","key":"ref3","DOI":"10.1007\/3-540-46117-5_54"},{"key":"ref6","first-page":"15.5.1","article-title":"VINCI: VLSI Implementation of the New Block Cipher IDEA","author":"curiger","year":"1993","journal-title":"Proc CICC'93"},{"doi-asserted-by":"publisher","key":"ref5","DOI":"10.1109\/4.92018"},{"year":"2002","author":"haenni","journal-title":"Architecture epic et jeux d'instructions multimdias pour applications cryptographiques","key":"ref8"},{"key":"ref7","first-page":"800","article-title":"Recommandation for Block Cipher Modes of Operation","author":"dworkin","year":"2001"},{"key":"ref2","first-page":"203","article-title":"Approches ma-trielles et logicielles de l'algorithme de chiffrement IDEA","volume":"21","author":"beuchat","year":"2002","journal-title":"Technique et Science Informatiques"},{"key":"ref1","article-title":"Modular Multiplication for FPGA Implementation of the IDEA Block Cipher","author":"beuchat","year":"2002","journal-title":"Technical Report 2005–05 Laboratoire de l'Informatique du Parallélisme École Normale Supérieure de Lyon 46 Allée d'Italie 69364 Lyon Cedex 07"},{"key":"ref9","first-page":"760","article-title":"6.78 Gigabits per Second implementation of the IDEA Cryptographic Algorithm","author":"h\u00e4m\u00e4l\u00e4inen","year":"2002","journal-title":"Field-Programmable Logic and Applications - Reconfigurable Computing Is Going Mainstream number 2438 in Lecture Notes in Computer Science"}],"event":{"acronym":"ASAP-03","name":"IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003","location":"The Hague, Netherlands"},"container-title":["Proceedings IEEE International Conference on Application-Specific Systems, Architectures, and Processors. ASAP 2003"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/8604\/27271\/01212864.pdf?arnumber=1212864","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,16]],"date-time":"2017-06-16T00:04:50Z","timestamp":1497571490000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1212864\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[null]]},"references-count":19,"URL":"https:\/\/doi.org\/10.1109\/asap.2003.1212864","relation":{},"subject":[]}}