{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T11:17:57Z","timestamp":1742383077930},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,7]]},"DOI":"10.1109\/asap.2007.4429951","type":"proceedings-article","created":{"date-parts":[[2008,1,14]],"date-time":"2008-01-14T20:09:20Z","timestamp":1200341360000},"page":"10-17","source":"Crossref","is-referenced-by-count":17,"title":["Parallelizing HMMER for Hardware Acceleration on FPGAs"],"prefix":"10.1109","author":[{"given":"Steven","family":"Derrien","sequence":"first","affiliation":[]},{"given":"Patrice","family":"Quinton","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183442"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676652"},{"key":"ref12","article-title":"Accelerating the Viterbi Algorithm for Profile Hidden Markov Models Using Reconfigurable Hardware","author":"oliver","year":"2006","journal-title":"International Conference on Computational Science"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370448"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808184"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1016\/0022-2836(81)90087-5"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/AINA.2006.68"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.21"},{"key":"ref4","article-title":"Sequence Analysis Using Profile Hidden Markov Models","author":"eddy","year":"2004","journal-title":"Technical Report"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1145\/500001.500039","article-title":"Combining Instruction and Loop Level Parallelism for Array Synthesis on FPGAs","author":"derrien","year":"2001","journal-title":"Int Symp System Synthesis (ISSS'01)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212828"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/BF01379404"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1006\/jmbi.1994.1104"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/SC.2005.18"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/504914.504921"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1093\/nar\/25.17.3389"},{"journal-title":"HMMer Altivec Implementation","year":"2005","author":"lindahl","key":"ref9"}],"event":{"name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors","start":{"date-parts":[[2007,7,9]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2007,7,11]]}},"container-title":["2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4429947\/4429948\/04429951.pdf?arnumber=4429951","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T03:00:38Z","timestamp":1497754838000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4429951\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/asap.2007.4429951","relation":{},"subject":[],"published":{"date-parts":[[2007,7]]}}}