{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:45:40Z","timestamp":1730198740583,"version":"3.28.0"},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,7]]},"DOI":"10.1109\/asap.2007.4429959","type":"proceedings-article","created":{"date-parts":[[2008,1,14]],"date-time":"2008-01-14T15:09:20Z","timestamp":1200323360000},"page":"61-68","source":"Crossref","is-referenced-by-count":3,"title":["Mapping and Topology Customization Approaches for Application-Specific STNoC Designs"],"prefix":"10.1109","author":[{"given":"Gianluca","family":"Palermo","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Giovanni","family":"Mariani","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Cristina","family":"Silvano","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Riccardo","family":"Locatelli","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Marcello","family":"Coppola","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"ref11","article-title":"A Two-Step Genetic Algorithm for Mapping Task Graphs to a NoChip Architecture","author":"lei","year":"2003","journal-title":"Euromicro Symposium on Digital Systems Design"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244007"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.50"},{"key":"ref15","article-title":"Design of Application-Specific Networks on Chips with Floorplan Information","author":"murali","year":"2006","journal-title":"International Conference on Computer-Aided Design (ICCAD)"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.137"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref18","article-title":"PIRATE: A Framework for Power\/Performance Exploration of Network-On-Chip Architectures","author":"palermo","year":"2004","journal-title":"Proceedings of PATMOS - International Workshop on Power and Timing Modelling"},{"key":"ref19","article-title":"Multi-Objective Design Space Exploration of Embedded Systems","volume":"1","author":"palermo","year":"0","journal-title":"Journal of Embedded Computing"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243841"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2004.1411133"},{"article-title":"Interconnection Networks An Engineering Approach","year":"2002","author":"duato","key":"ref8"},{"article-title":"Principles and Practices of Interconnection Networks","year":"2003","author":"dally","key":"ref7"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref1","first-page":"182","article-title":"Multi-Objective Mapping for Mesh-based NoC Architectures","author":"ascia","year":"2004","journal-title":"Proc CODES-ISSS"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243951"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref22","first-page":"184","article-title":"Traffic generation and performance evaluation for mesh-based nocs","author":"tedesco","year":"2005","journal-title":"Proc SBCCI"},{"journal-title":"White Paper","article-title":"STMicroelectronics. Stnoc: Building a new system-on-chip paradigm","year":"2005","key":"ref21"}],"event":{"name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors","start":{"date-parts":[[2007,7,9]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2007,7,11]]}},"container-title":["2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4429947\/4429948\/04429959.pdf?arnumber=4429959","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T17:24:39Z","timestamp":1489685079000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4429959\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/asap.2007.4429959","relation":{},"subject":[],"published":{"date-parts":[[2007,7]]}}}