{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T17:35:43Z","timestamp":1729618543596,"version":"3.28.0"},"reference-count":12,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,7]]},"DOI":"10.1109\/asap.2007.4429976","type":"proceedings-article","created":{"date-parts":[[2008,1,14]],"date-time":"2008-01-14T20:09:20Z","timestamp":1200341360000},"page":"174-179","source":"Crossref","is-referenced-by-count":7,"title":["SIMD Vectorization of Histogram Functions"],"prefix":"10.1109","author":[{"given":"Asadollah","family":"Shahbahrami","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ben","family":"Juurlink","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stamatis","family":"Vassiliadis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-59140-156-8"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref10","first-page":"47","volume":"20","author":"raman","year":"2000","journal-title":"Implementing Streaming SIMD Extensions on the Pentium 3 Processor IEEE Micro"},{"journal-title":"Order Number 253668","article-title":"The IA-32 Intel Architecture Software Developer's Manual Volume 3 System Programming Guide","year":"2004","key":"ref6"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1062261.1062291"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.4018\/978-1-59140-571-9"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/277830.277904"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/40.526925"},{"key":"ref7","article-title":"The SimpleScalar Instruction Tool (SSIT) and the SimpleScalar Architecture Tool (SSAT)","author":"juurlink","year":"0","journal-title":"Available via"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1145\/242857.242865","volume":"40","author":"peleg","year":"1997","journal-title":"Communications of the ACM"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"132","DOI":"10.1109\/HPCA.2005.30","article-title":"Scatter-Add in Data Parallel Architectures","author":"ahn","year":"2005","journal-title":"Proc 11th Int Symp on High-Performance Computer Architecture"}],"event":{"name":"2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors","start":{"date-parts":[[2007,7,9]]},"location":"Montreal, QC, Canada","end":{"date-parts":[[2007,7,11]]}},"container-title":["2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4429947\/4429948\/04429976.pdf?arnumber=4429976","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,6]],"date-time":"2019-05-06T22:07:52Z","timestamp":1557180472000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4429976\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7]]},"references-count":12,"URL":"https:\/\/doi.org\/10.1109\/asap.2007.4429976","relation":{},"subject":[],"published":{"date-parts":[[2007,7]]}}}