{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T09:39:49Z","timestamp":1729676389933,"version":"3.28.0"},"reference-count":17,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2007,7]]},"DOI":"10.1109\/asap.2007.4459294","type":"proceedings-article","created":{"date-parts":[[2008,3,5]],"date-time":"2008-03-05T20:21:20Z","timestamp":1204748480000},"page":"383-390","source":"Crossref","is-referenced-by-count":4,"title":["Memory Operation Inclusive Instruction-Set Extensions and Data Path Generation"],"prefix":"10.1109","author":[{"given":"Imyong","family":"Lee","sequence":"first","affiliation":[]},{"given":"Dongwook","family":"Lee","sequence":"additional","affiliation":[]},{"given":"Kiyoung","family":"Choi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"article-title":"Synthesis and Optimization of Digital Circuits","year":"1994","author":"de micheli","key":"ref10"},{"key":"ref11","article-title":"Configurable processors for embedded computing","author":"nikil","year":"2003","journal-title":"IEEE Computer"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243972"},{"journal-title":"Lisatek","year":"0","key":"ref13"},{"journal-title":"Target Compiler Technologies Chess compiler","year":"0","key":"ref14"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"256","DOI":"10.1145\/500001.500061","article-title":"functional abstraction driven design space exploration of heterogeneous programmable architectures","author":"mishra","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref16","first-page":"199","article-title":"Performance-driven high-level synthesis with bit-level chaining and clock selection","volume":"20","author":"park","year":"2001"},{"journal-title":"SUIF","year":"0","key":"ref17"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/40.848473"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/968280.968307"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1084834.1084880"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996764"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023844"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086300"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1145\/775832.775897","article-title":"Automatic application-specific instruction-set extensions under microarchitectural constraints","author":"atasu","year":"2003","journal-title":"Proceedings of the 40th Conference on Design Automation"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244088"},{"key":"ref9","article-title":"Optimal and approximate algorithms for the extension of embedded processor instruction sets","author":"pozzi","year":"2005","journal-title":"IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"}],"event":{"name":"IEEE 18th International Conference Application-specific Systems, Architectures and Processors","start":{"date-parts":[[2007,7,9]]},"location":"Montreal, Que.","end":{"date-parts":[[2007,7,11]]}},"container-title":["2007 IEEE International Conf. on Application-specific Systems, Architectures and Processors (ASAP)"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4429947\/4429948\/04459294.pdf?arnumber=4459294","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,9,5]],"date-time":"2021-09-05T08:33:46Z","timestamp":1630830826000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4459294\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,7]]},"references-count":17,"URL":"https:\/\/doi.org\/10.1109\/asap.2007.4459294","relation":{},"subject":[],"published":{"date-parts":[[2007,7]]}}}