{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,29]],"date-time":"2024-10-29T10:45:54Z","timestamp":1730198754556,"version":"3.28.0"},"reference-count":25,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/asap.2008.4580146","type":"proceedings-article","created":{"date-parts":[[2008,8,4]],"date-time":"2008-08-04T11:35:12Z","timestamp":1217849712000},"page":"7-12","source":"Crossref","is-referenced-by-count":6,"title":["Bit matrix multiplication in commodity processors"],"prefix":"10.1109","author":[{"given":"Yedidya","family":"Hilewitz","sequence":"first","affiliation":[]},{"given":"Cedric","family":"Lauradoux","sequence":"additional","affiliation":[]},{"given":"Ruby B.","family":"Lee","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Introduction to Algorithms A Creative Approach","year":"1989","author":"manber","key":"19"},{"journal-title":"Error Control Coding","year":"2004","author":"lin","key":"17"},{"journal-title":"Parallel Logic Simulation An Evaluation of Centralized-Time and Distributed-Time Algorithms","year":"1992","author":"soule?","key":"18"},{"journal-title":"Vector Bit-Matrix Multiply Function Unit","year":"1996","author":"lee","key":"15"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1145\/1188455.1188537"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/40.977759"},{"key":"14","article-title":"how a processor can permute s bits in o(1) cycles","volume":"14","author":"lee","year":"2002","journal-title":"Proceedings of Hot Chips"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/40.372347"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/40.526925"},{"key":"21","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2003.1212847"},{"journal-title":"Efficient VLSI Architectures for Bit Parallel Computation in Galois Fields","year":"1994","author":"paar","key":"20"},{"year":"0","key":"22"},{"year":"0","key":"23"},{"key":"24","doi-asserted-by":"publisher","DOI":"10.1007\/0-387-23483-7"},{"key":"25","article-title":"a near-memory processor for vector, streaming and bit manipulation workloads","author":"wei","year":"2005","journal-title":"Watson Conference on Interaction between Architecture Circuits and Compilers"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1145\/378993.379238"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/BFb0052352"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2007.370643"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/2.982917"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.33"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/40.848475"},{"journal-title":"CRAY\/MTA Principles of Operation","year":"2005","key":"5"},{"year":"0","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-36574-5_10"},{"year":"0","key":"8"}],"event":{"name":"2008 International Conference on Application-Specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2008,7,2]]},"location":"Leuven, Belgium","end":{"date-parts":[[2008,7,4]]}},"container-title":["2008 International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4569858\/4580144\/04580146.pdf?arnumber=4580146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T15:16:05Z","timestamp":1489677365000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4580146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":25,"URL":"https:\/\/doi.org\/10.1109\/asap.2008.4580146","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}