{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,8]],"date-time":"2024-09-08T02:45:27Z","timestamp":1725763527060},"reference-count":14,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/asap.2008.4580168","type":"proceedings-article","created":{"date-parts":[[2008,8,4]],"date-time":"2008-08-04T11:35:12Z","timestamp":1217849712000},"page":"138-143","source":"Crossref","is-referenced-by-count":1,"title":["An efficient implementation of a phase unwrapping kernel on reconfigurable hardware"],"prefix":"10.1109","author":[{"given":"Sherman","family":"Braganza","sequence":"first","affiliation":[]},{"given":"Miriam","family":"Leeser","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Fast fourier transform 3 2","year":"0","key":"13"},{"key":"14","doi-asserted-by":"crossref","DOI":"10.1109\/ASAP.2007.4429965","article-title":"the 1-d discrete cosine transform for large point sizes implemented on reconfigurable hardware","author":"braganza","year":"2007","journal-title":"Proceedings of the IEEE 18th Internation Conference on Application-specific Systems Architectures and Processors"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1049\/ip-vis:20041114"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TASSP.1980.1163351"},{"key":"3","article-title":"phase unwrapping using reconfigurable hardware","author":"braganza","year":"2006","journal-title":"Research Industrial Collab Conf"},{"year":"0","key":"2"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1117\/12.591249"},{"key":"10","first-page":"70","article-title":"two virtex-ii fpgas deliver fastest, cheapest, best high-performance image processing system","author":"dillon","year":"2001","journal-title":"Xilinx XCell J"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.811099"},{"year":"0","key":"6"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/54.655180"},{"journal-title":"FFTW","year":"0","author":"frigo","key":"4"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477421"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.58"}],"event":{"name":"2008 International Conference on Application-Specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2008,7,2]]},"location":"Leuven, Belgium","end":{"date-parts":[[2008,7,4]]}},"container-title":["2008 International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4569858\/4580144\/04580168.pdf?arnumber=4580168","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:37:26Z","timestamp":1497767846000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4580168\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":14,"URL":"https:\/\/doi.org\/10.1109\/asap.2008.4580168","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}