{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,5]],"date-time":"2024-09-05T10:35:42Z","timestamp":1725532542979},"reference-count":22,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/asap.2008.4580178","type":"proceedings-article","created":{"date-parts":[[2008,8,4]],"date-time":"2008-08-04T11:35:12Z","timestamp":1217849712000},"page":"197-202","source":"Crossref","is-referenced-by-count":0,"title":["A multi-FPGA application-specific architecture for accelerating a floating point Fourier Integral Operator"],"prefix":"10.1109","author":[{"given":"Jason","family":"Lee","sequence":"first","affiliation":[]},{"given":"Lesley","family":"Shannon","sequence":"additional","affiliation":[]},{"given":"Matthew J.","family":"Yedlin","sequence":"additional","affiliation":[]},{"given":"Gary F.","family":"Margrave","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Adder\/Subtractor v7 0","year":"2003","author":"xilinx","key":"19"},{"journal-title":"ML505\/ML506 Evaluation Platform","year":"2007","author":"xilinx","key":"22"},{"journal-title":"Multiplier v10 0","year":"2007","author":"xilinx","key":"17"},{"journal-title":"Floating Point Operator v3 0","year":"2006","author":"xilinx","key":"18"},{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893645"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2008.4580156"},{"key":"13","article-title":"fft megacore function user guide","author":"altera","year":"2007","journal-title":"MegaCore"},{"journal-title":"Fast Fourier Transform v5 0","year":"2007","author":"xilinx","key":"14"},{"year":"0","key":"11"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2005.16"},{"journal-title":"Xilinx University Program Virtex-II Pro Development System","year":"2005","author":"xilinx","key":"21"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/ISPAN.2005.18"},{"key":"20","doi-asserted-by":"publisher","DOI":"10.1090\/S0025-5718-1965-0178586-1"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2004.21"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1998.707898"},{"journal-title":"Ultra High-Performance FFT\/IFFT IP Core","year":"2007","author":"engineering","key":"10"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1016\/j.micpro.2006.02.008"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/FPGA.1995.477421"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.30"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2002.1012755"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1190\/1.2196034"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/HPCMP-UGC.2007.35"}],"event":{"name":"2008 International Conference on Application-Specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2008,7,2]]},"location":"Leuven, Belgium","end":{"date-parts":[[2008,7,4]]}},"container-title":["2008 International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4569858\/4580144\/04580178.pdf?arnumber=4580178","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,16]],"date-time":"2017-03-16T10:36:11Z","timestamp":1489660571000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4580178\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":22,"URL":"https:\/\/doi.org\/10.1109\/asap.2008.4580178","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}