{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:44:23Z","timestamp":1761662663005,"version":"3.28.0"},"reference-count":18,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/asap.2008.4580180","type":"proceedings-article","created":{"date-parts":[[2008,8,4]],"date-time":"2008-08-04T11:35:12Z","timestamp":1217849712000},"page":"209-214","source":"Crossref","is-referenced-by-count":8,"title":["Configurable and scalable high throughput turbo decoder architecture for multiple 4G wireless standards"],"prefix":"10.1109","author":[{"family":"Yang Sun","sequence":"first","affiliation":[]},{"family":"Yuming Zhu","sequence":"additional","affiliation":[]},{"given":"Manish","family":"Goel","sequence":"additional","affiliation":[]},{"given":"Joseph R.","family":"Cavallaro","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"17","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.853604"},{"key":"18","doi-asserted-by":"publisher","DOI":"10.1109\/ASAP.2006.48"},{"key":"15","doi-asserted-by":"crossref","DOI":"10.1109\/ISSCC.2003.1234245","article-title":"a scalable 8.7-nj\/bit 75.6-mb\/s parallel concatenated convolutional (turbo-) codec","author":"bougard","year":"2003","journal-title":"IEEE Int Solid-State Circuit Conf (ISSCC)"},{"key":"16","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2005.1416231"},{"key":"13","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.895313"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1023\/B:VLSI.0000047272.75049.0e"},{"key":"11","article-title":"interleavers for turbo codes using permutation polynomials over integer rings","volume":"51","author":"sun","year":"2005","journal-title":"IEEE Trans Inform Theory"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.2004.1312507"},{"key":"3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.899237"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/SIPS.2006.352549"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1993.397441"},{"key":"10","first-page":"831","article-title":"efficient parallel memory organization for turbo decoders","author":"salmela","year":"2007","journal-title":"Proc European Signal Processing Conf"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/ACSSC.2006.355053"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234244"},{"key":"5","doi-asserted-by":"publisher","DOI":"10.1109\/ICC.1995.524253"},{"key":"4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244126"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/92.784098"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1109\/ICASSP.2006.1660947"}],"event":{"name":"2008 International Conference on Application-Specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2008,7,2]]},"location":"Leuven, Belgium","end":{"date-parts":[[2008,7,4]]}},"container-title":["2008 International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4569858\/4580144\/04580180.pdf?arnumber=4580180","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,18]],"date-time":"2017-06-18T06:37:27Z","timestamp":1497767847000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4580180\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":18,"URL":"https:\/\/doi.org\/10.1109\/asap.2008.4580180","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}