{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,22]],"date-time":"2024-10-22T18:14:51Z","timestamp":1729620891443,"version":"3.28.0"},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/asap.2008.4580188","type":"proceedings-article","created":{"date-parts":[[2008,8,4]],"date-time":"2008-08-04T11:35:12Z","timestamp":1217849712000},"page":"257-262","source":"Crossref","is-referenced-by-count":1,"title":["Loop-oriented metrics for exploring an application-specific architecture design-space"],"prefix":"10.1109","author":[{"given":"Maria","family":"Mbaye","sequence":"first","affiliation":[]},{"given":"Normand","family":"Belanger","sequence":"additional","affiliation":[]},{"given":"Yvon","family":"Savaria","sequence":"additional","affiliation":[]},{"given":"Samuel","family":"Pierre","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-61626-8_51","article-title":"memory reuse analysis in the polyhedral model","volume":"1","author":"wilde","year":"1996","journal-title":"2nd Intl Euro-Par Conf on Parallel Processing"},{"year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1145\/780732.780759"},{"key":"11","article-title":"coupling loop transformations and high-level synthesis","author":"plesco","year":"2008","journal-title":"Symposium en Architecture de machines"},{"key":"12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855950"},{"journal-title":"Spark A Parallelizing Approach to the High-Level Synthesis of Digital Circuits","year":"2004","author":"gupta","key":"3"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1007\/BF01407931"},{"year":"0","key":"1"},{"key":"10","doi-asserted-by":"publisher","DOI":"10.1145\/375977.375978"},{"year":"0","key":"7"},{"key":"6","doi-asserted-by":"publisher","DOI":"10.1109\/TCE.2003.1261227"},{"year":"0","key":"5"},{"journal-title":"Computer Architecture A Quantitative Approach","year":"1995","author":"hennessy","key":"4"},{"journal-title":"Catapult C Synthesis","year":"2008","key":"9"},{"key":"8","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-007-0050-0"}],"event":{"name":"2008 International Conference on Application-Specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2008,7,2]]},"location":"Leuven, Belgium","end":{"date-parts":[[2008,7,4]]}},"container-title":["2008 International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4569858\/4580144\/04580188.pdf?arnumber=4580188","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2019,5,12]],"date-time":"2019-05-12T23:41:17Z","timestamp":1557704477000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4580188\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/asap.2008.4580188","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}