{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,7]],"date-time":"2024-09-07T14:55:13Z","timestamp":1725720913218},"reference-count":15,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2008,7]]},"DOI":"10.1109\/asap.2008.4580192","type":"proceedings-article","created":{"date-parts":[[2008,8,4]],"date-time":"2008-08-04T15:35:12Z","timestamp":1217864112000},"page":"281-286","source":"Crossref","is-referenced-by-count":0,"title":["Memory copies in multi-level memory systems"],"prefix":"10.1109","author":[{"given":"Pepijn","family":"de Langen","sequence":"first","affiliation":[]},{"given":"Ben","family":"Juurlink","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1036"},{"journal-title":"SimpleScalar LLC","year":"0","key":"13"},{"key":"14","doi-asserted-by":"publisher","DOI":"10.1109\/92.920814"},{"key":"11","doi-asserted-by":"publisher","DOI":"10.1109\/40.592312"},{"article-title":"minimizing single-usage cache pollution for effective cache hierarchy management","year":"0","author":"piquet","key":"12"},{"key":"3","article-title":"optimizing kernel block memory operations","author":"calhoun","year":"2006","journal-title":"Proc 4th Workshop on Memory Performance Issues"},{"key":"2","doi-asserted-by":"publisher","DOI":"10.1109\/CODES.2002.1003604"},{"key":"1","doi-asserted-by":"publisher","DOI":"10.1109\/ISPASS.2007.363737"},{"key":"10","first-page":"247","article-title":"why aren't operating systems getting faster as fast as hardware?","author":"ousterhout","year":"1990","journal-title":"Proc USENIX Summer Conf"},{"key":"7","doi-asserted-by":"publisher","DOI":"10.1109\/4.293111"},{"key":"6","doi-asserted-by":"crossref","DOI":"10.1145\/1229428.1229477","article-title":"compilation for explicitly managed memory hierarchies","author":"knight","year":"2007","journal-title":"Proc ACM Symp Principles & Practice of Parallel Programming"},{"key":"5","first-page":"192","article-title":"flexram: toward an advanced intelligent memory system","author":"kang","year":"1999","journal-title":"Int Conf On Computer Design"},{"key":"4","doi-asserted-by":"crossref","DOI":"10.1109\/ASAP.2007.4459296","article-title":"a memcpy hardware accelerator solution for non cache-line aligned copies","author":"duarte","year":"2007","journal-title":"Proc Int Conf Application-specific Systems Architectures and Processors"},{"key":"9","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.1998.694774"},{"journal-title":"The Design and Implementation of the 4 4BSD Operating System","year":"1996","author":"mckusick","key":"8"}],"event":{"name":"2008 International Conference on Application-Specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2008,7,2]]},"location":"Leuven, Belgium","end":{"date-parts":[[2008,7,4]]}},"container-title":["2008 International Conference on Application-Specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/4569858\/4580144\/04580192.pdf?arnumber=4580192","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,28]],"date-time":"2024-02-28T23:54:05Z","timestamp":1709164445000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4580192\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,7]]},"references-count":15,"URL":"https:\/\/doi.org\/10.1109\/asap.2008.4580192","relation":{},"subject":[],"published":{"date-parts":[[2008,7]]}}}