{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,5,21]],"date-time":"2025-05-21T23:05:26Z","timestamp":1747868726573,"version":"3.28.0"},"reference-count":27,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/asap.2010.5540773","type":"proceedings-article","created":{"date-parts":[[2010,8,10]],"date-time":"2010-08-10T11:51:40Z","timestamp":1281441100000},"page":"13-20","source":"Crossref","is-referenced-by-count":18,"title":["Dynamic code mapping for limited local memory systems"],"prefix":"10.1109","author":[{"given":"Seung chul","family":"Jung","sequence":"first","affiliation":[]},{"given":"Aviral","family":"Shrivastava","sequence":"additional","affiliation":[]},{"given":"Ke","family":"Bai","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"crossref","first-page":"612","DOI":"10.1109\/ASPDAC.2006.1594753","article-title":"A novel instruction scratchpad memory optimization method based on concomitance metric","author":"janapsatya","year":"2006","journal-title":"ASP-DAC '06 Proceedings of the 2006 Asia and South Pacific Design Automation Conference"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"219","DOI":"10.1109\/DAC.2002.1012623","article-title":"Exploiting shared scratch pad memory space in embedded multiprocessor systems","author":"kandemir","year":"2002","journal-title":"DAC '02 Proceedings of the 39th Annual Design Automation Conference"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156226"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-2001-2_9"},{"key":"ref14","first-page":"329","article-title":"Memory coloring: a compiler approach for scratchpad memory management","author":"li","year":"2005"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/1250727.1250729"},{"key":"ref16","first-page":"49","article-title":"A 160-mhz, 32-b, 0.5-w cmos risc microprocessor","volume":"9","author":"montanaro","year":"1997","journal-title":"Digital Tech J"},{"key":"ref17","article-title":"The next generation of intel ixp network processors","volume":"6","author":"network","year":"2002","journal-title":"Intel Technology Journal"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086313"},{"key":"ref19","first-page":"569","article-title":"Sdrm: Simultaneous determination of regions and function-to-region mapping for scratchpad memories","author":"pabalkar","year":"2008","journal-title":"Int'l Conference on High Performance Computing (HIPC)"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/774789.774805"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269069"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1176887.1176933"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1145\/1176760.1176788","article-title":"A dynamic code placement technique for scratchpad memory using postpass optimization","author":"egger","year":"2006","journal-title":"CASES '06 Proceedings of the 2006 international conference on Compilers architecture and synthesis for embedded systems"},{"key":"ref8","first-page":"238","article-title":"An integrated hardware\/software approach for run-time scratchpad management","author":"francesco","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1147\/sj.451.0059"},{"year":"0","key":"ref2","article-title":"ARM Architecture Reference Manual"},{"key":"ref9","first-page":"3","article-title":"Mibench: A free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"WWC '01 Proceedings of the Workload Characterization 2001 WWC-4 2001 IEEE International Workshop"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023869"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/62212.62233"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998306"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/581199.581247"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2007.910957"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1151074.1151085"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ESTMED.2005.1518087"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878469"}],"event":{"name":"2010 21st IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2010,7,7]]},"location":"Rennes, France","end":{"date-parts":[[2010,7,9]]}},"container-title":["ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5523683\/5540749\/05540773.pdf?arnumber=5540773","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,4]],"date-time":"2021-11-04T07:35:37Z","timestamp":1636011337000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5540773\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":27,"URL":"https:\/\/doi.org\/10.1109\/asap.2010.5540773","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}