{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T19:05:30Z","timestamp":1725476730275},"reference-count":11,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/asap.2010.5540815","type":"proceedings-article","created":{"date-parts":[[2010,8,10]],"date-time":"2010-08-10T15:51:40Z","timestamp":1281455500000},"page":"47-54","source":"Crossref","is-referenced-by-count":1,"title":["Design space exploration of parametric pipelined designs"],"prefix":"10.1109","author":[{"given":"Adrien","family":"Le Masle","sequence":"first","affiliation":[]},{"given":"Wayne","family":"Luk","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Altera IP Cores","year":"0","key":"ref4"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.912115"},{"journal-title":"Integer Square Roots","year":"0","author":"crenshaw","key":"ref10"},{"key":"ref6","first-page":"525","article-title":"High-level area and performance estimation of hardware building blocks on FPGAs","author":"enzler","year":"2000","journal-title":"FPL '00 10th International Conference on Field-Programmable Logic and Applications LNCS 1896"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.68123"},{"journal-title":"Xilinx IP Cores","year":"0","key":"ref5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.2307\/2007970"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2008.4629908"},{"key":"ref2","first-page":"68","article-title":"Parametric encryption hardware design","author":"masle","year":"2010","journal-title":"ARC '10 Proceedings of the 6th International Workshop on Reconfigurable Computing"},{"key":"ref9","first-page":"345","author":"parhami","year":"2000","journal-title":"Computer Arithmetic Algorithms and Hardware Designs"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-00641-8_5"}],"event":{"name":"2010 21st IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2010,7,7]]},"location":"Rennes, France","end":{"date-parts":[[2010,7,9]]}},"container-title":["ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5523683\/5540749\/05540815.pdf?arnumber=5540815","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,3,19]],"date-time":"2017-03-19T05:12:23Z","timestamp":1489900343000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5540815\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":11,"URL":"https:\/\/doi.org\/10.1109\/asap.2010.5540815","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}