{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,9,4]],"date-time":"2024-09-04T10:45:21Z","timestamp":1725446721987},"reference-count":10,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/asap.2010.5540967","type":"proceedings-article","created":{"date-parts":[[2010,8,10]],"date-time":"2010-08-10T15:51:40Z","timestamp":1281455500000},"page":"329-332","source":"Crossref","is-referenced-by-count":4,"title":["Optimizing DDR-SDRAM communications at C-level for automatically-generated hardware accelerators an experience with the Altera C2H HLS tool"],"prefix":"10.1109","author":[{"given":"Christophe","family":"Alias","sequence":"first","affiliation":[]},{"given":"Alain","family":"Darte","sequence":"additional","affiliation":[]},{"given":"Alexandra","family":"Plesco","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"journal-title":"Optimizing DDR-SDRAM communications at C-level for automatically-generated hardware accelerators","year":"2010","author":"alias","key":"ref4"},{"journal-title":"Altera C2H Nios II C-to-hardware acceleration compiler","year":"0","key":"ref3"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1450135.1450150"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1997.643539"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/504914.504921"},{"key":"ref8","first-page":"53","article-title":"Building an application-specific memory hierarchy on FPGA","author":"devos","year":"2008","journal-title":"Hipeac Workshop on Reconfigurable Computing"},{"key":"ref7","article-title":"Coupling loop transformations and high-level synthesis","author":"plesco","year":"2008","journal-title":"SYMPosium en Architectures nouvelles de machines (SYMPA'08)"},{"key":"ref2","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4020-8588-8","author":"coussy","year":"2008","journal-title":"High-Level Synthesis from Algorithm to Digital Circuit"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"221","DOI":"10.1145\/500001.500054","article-title":"synthesis of pipelined memory access controllers for streamed data applications on fpga-based computing engines","author":"park","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1007\/s11265-006-0045-2"}],"event":{"name":"2010 21st IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2010,7,7]]},"location":"Rennes, France","end":{"date-parts":[[2010,7,9]]}},"container-title":["ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5523683\/5540749\/05540967.pdf?arnumber=5540967","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2020,6,10]],"date-time":"2020-06-10T06:03:24Z","timestamp":1591769004000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5540967\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":10,"URL":"https:\/\/doi.org\/10.1109\/asap.2010.5540967","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}