{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,10,23]],"date-time":"2024-10-23T03:02:35Z","timestamp":1729652555885,"version":"3.28.0"},"reference-count":8,"publisher":"IEEE","content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":[],"published-print":{"date-parts":[[2010,7]]},"DOI":"10.1109\/asap.2010.5540989","type":"proceedings-article","created":{"date-parts":[[2010,8,10]],"date-time":"2010-08-10T11:51:40Z","timestamp":1281441100000},"page":"297-300","source":"Crossref","is-referenced-by-count":0,"title":["Area optimized H.264 Intra prediction architecture for 1080p HD resolution"],"prefix":"10.1109","author":[{"given":"Jimit","family":"Shah","sequence":"first","affiliation":[]},{"given":"K. S.","family":"Raghunandan","sequence":"additional","affiliation":[]},{"given":"Kuruvilla","family":"Varghese","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364588"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1002\/0470869615"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"302","DOI":"10.1109\/TVLSI.2007.915377","article-title":"A Power-Efficient and Self-Adaptive Prediction Engine for H.264\/AVC Decoding","volume":"16","author":"xu","year":"2008","journal-title":"IEEE Transactions on VLSI Systems"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2006.313238"},{"key":"ref8","first-page":"1810","article-title":"An H.264\/AVC Decoder With 4x4-Block Level Pipeline","author":"lin","year":"2005","journal-title":"Proc IEEE ISCAS"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1631\/jzus.2007.A0036"},{"journal-title":"ISO\/IEC 14496","year":"0","key":"ref2"},{"journal-title":"International Telecommunication Union ITU-T Series H - Advanced Video coding for generic audiovisual services","year":"2005","key":"ref1"}],"event":{"name":"2010 21st IEEE International Conference on Application-specific Systems, Architectures and Processors (ASAP)","start":{"date-parts":[[2010,7,7]]},"location":"Rennes, France","end":{"date-parts":[[2010,7,9]]}},"container-title":["ASAP 2010 - 21st IEEE International Conference on Application-specific Systems, Architectures and Processors"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/5523683\/5540749\/05540989.pdf?arnumber=5540989","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2017,6,19]],"date-time":"2017-06-19T08:22:37Z","timestamp":1497860557000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5540989\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,7]]},"references-count":8,"URL":"https:\/\/doi.org\/10.1109\/asap.2010.5540989","relation":{},"subject":[],"published":{"date-parts":[[2010,7]]}}}